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Abstract
As technology has scaled aggressively over the past 50 years, device reliability issues
and escalated power dissipation have become growing concerns in digital very large scale
integrated (VLSI) circuits. Today’s integrated circuits, which implement digital systems
with billions of transistors in about a square centimeter, are tremendously susceptible
to inadvertent errors, and circuit modifications required to ensure error resilience incur
significant power overheads that are growing alarmingly as transistor dimensions shrink.
Technology scaling has thus caused a resounding effect on the performance of digital
circuits due to process, voltage, temperature, and usage-related variations, and increased
power dissipation, resulting in lower battery life and increased system costs.
Unintentional reliability failures due to circuit aging pose serious threat for safety-
critical and security applications, and must be mitigated. Intentional errors, on the
other hand, can be introduced to a limited extent in circuits pertaining to error-tolerant
applications, to reduce the system power without significantly affecting user experience.
In this thesis, we study these two aspects of circuit reliability, i.e., the unintentional
reliability failures arising out of circuit aging, and the intentional unreliability introduced
in circuits implementing error-tolerant applications to reduce system power.
Temporal variations are injected into circuits due to aging during the normal opera-
tion of a chip. The predominant aging effects that cause circuit delay shifts over time are
bias temperature instability (BTI) and hot carrier injection (HCI), both of which cause
long-term degradations in transistor performance, and result in unintentional reliability
issues in circuits. These effects are exacerbated as transistor sizes reduce, causing tem-
poral delay degradations at the circuit level, thus introducing inadvertent errors during
computations. Typically, these errors are mitigated by guardbanding through circuit
overdesign or by increasing the supply voltage to speed up the systems. However, both
result in wasted system power, and there is a need for effective aging estimation, so that
just enough adaptive techniques can be applied, for error-free operation of a circuit.
On the other hand, numerous applications related to recognition, mining, and syn-
thesis, especially those from image and audio processing domains, are error tolerant,
since they pertain to the inherently limited human perception. A new design paradigm
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called approximate computing, leverages this error-tolerance to implement arithmetic
operations through approximate circuits. In other words, circuits implementing these
applications can be intentionally designed to be unreliable, to achieve significant speed-
up and system power savings through simplified hardware to perform complex arithmetic
operations. The desired accuracy is often a user-specified input, and a there is a need to
quantify the error injected into a computation as a function of the extent of approxima-
tion to systematically obtain the tradeoff between accuracy and power savings achieved
in approximate circuits to aid their design.
For applications where aging-related errors are a critical problem, the first half of the
thesis proposes efficient aging sensor schemes that enable system adaptation for error-
free operation. On-chip ring-oscillator-based (ROSC-based) structures are chosen as the
surrogate aging sensors and this thesis presents a method for inferring circuit delay shifts
due to BTI and HCI aging from these sensors. The proposed method efficiently computes
calibration factors that translate delay shifts in the ROSCs to those in the monitored
circuits within 1% of the true values. These factors are shown to be independent of
temperature and supply voltage variations in practice. Further, a refinement strategy is
proposed where the sensor measurements are amalgamated with infrequent online delay
measurements on the monitored circuit to partially capture its true workloads, leading
to 8% lower delay guardbanding overheads compared to the conventional methods.
For error-tolerant applications, the second half of the thesis proposes algorithms for
error analysis, and design of approximate circuits. The proposed analysis algorithms
generate the distribution of the error injected into a computation when implemented
using approximate arithmetic circuits. These algorithms are based on the Fourier and
the Mellin transform to efficiently compute the total error accumulated at the output
of an approximate circuit abstracted as a directed acyclic graph, through its topological
traversal. The resulting error distribution is obtained much faster than Monte Carlo
simulations, with the error statistics being within 2% of their true values. The proposed
design algorithm uses the second moment of this distribution as a guideline to construct
approximate arithmetic circuits through an optimization problem which maximizes their
power savings while constrained by a user-specified error budget. Fast heuristics have
been proposed to solve the integer non-linear optimization problem, and over 30% im-
provement in power savings is achieved compared to the conventional methods.
v
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Chapter 1
Introduction
Integrated circuits (ICs) constitute the core of almost all modern electronic machines
that influence our day-to-day lives, from laptops, smartphones, medical devices, to
automotive and defense applications. The demand for systems with high performance
has increased tremendously, driving the shift of CMOS technology towards more deeply
scaled nanometer feature sizes according to Moore’s Law. While greater on-chip device
integration within the same chip area offers higher computing capabilities, the aggressive
scaling has also resulted in a concomitant increase in performance unreliability in circuits
due to process, voltage, temperature, and aging induced variations, accompanied by a
steep increase in power consumption and dissipation to overcome such variations.
While performance reliability of circuits is imperative in safety-critical and security
applications, deliberate unreliability is permissible in certain error-tolerant applications,
thus allowing relaxation of design effort and reduction of system power. In this thesis,
we study these two aspects of circuit reliability, i.e., the unintentional reliability arising
out of circuit aging and how it can be estimated to ensure the desired chip performance,
as well as the intentional unreliability introduced in circuits to reduce system power by
leveraging the error-tolerance of certain applications.
1.1 Unintentional Reliability
With continued scaling, the susceptibility of nanometer-scale transistors to aging-related
wear-out phenomena has increased significantly [5]. Aging causes a circuit to fail, either
1
2catastrophically in being unable to achieve correct logic functionality, or parametrically,
in being able to achieve correct logic functionality but not at the correct specifications
(e.g., the timing specifications may be violated). If the extent of circuit degradation due
to aging can be correctly sensed, appropriate compensation techniques can be applied
to ensure reliable circuit operation. In this thesis we focus on two major degradation
mechanisms, bias temperature instability (BTI) [6,7] and hot carrier injection (HCI) [8],
which result in parametric failures in circuits, and propose novel techniques using sur-
rogate sensors to estimate circuit aging due to these two mechanisms.
Both BTI and HCI affect the transistor drive current by degrading the threshold
voltage and mobility, respectively, under voltage and temperature stress experienced
during circuit operation. While BTI is partially reversible on the removal of stress, HCI
is an irreversible effect. The long-term degradation due to BTI depends on the average
duty cycle of the stressing signal, or the signal probability (SP), which is the probability
that the signal is at the logic high level. Degradation due to HCI, on the other hand,
occurs only when a transistor switches and hence, HCI degradation depends on the time
spent in switching, which is proportional to the signal activity factor (AF), i.e., the ratio
of average number of signal transitions to clock transitions, and the clock frequency. In
practice, most transistors in a circuit tend to switch infrequently, and therefore HCI is
often dominated by BTI [9]. However, over long periods, HCI grows at a faster rate
than BTI, and therefore its effects can be noticeable for long-lifetime parts [10].
At a fixed supply voltage, since the degradation in each transistor adversely affects
its delay, circuit aging is manifested as reduction in its maximum operating frequency,
FMax, with time. At the presilicon design phase, the foreknowledge of the average
workload of a circuit in the field is often unavailable. Hence, the schemes deployed at
this phase, provide protective, albeit pessimistic, guardbands over FMax of the circuit
so that it is guaranteed to work under all operating conditions throughout its lifetime.
Since both BTI and HCI aging depend on the average signal probability and activity
factor (SPAF) of the stressing signals, it is common practice to choose pessimistic SPAF
values for every transistor within the circuit to mimic the worst-case workload [11].
At the post-silicon stage, to ensure that a chip meets its timing requirements over its
lifetime, various compensation techniques are employed during its field operation, such
as clock frequency adjustment, supply voltage scaling, and body bias modification [12–
314]. These techniques typically use data from surrogate sensors, built in at the presilicon
phase and tested at the post-silicon stage, to adaptively provide on-the-fly compensation
to mitigate the effects of aging. These sensors range from simple inverter-chain-based
circuits [3, 15–18] to circuits based on representative critical paths [19,20].
To a limited extent, surrogate sensors may successfully capture the environment
faced by the circuit, e.g., if they are placed close to the circuit and have a similar con-
nection to the power grid, they can capture the thermal and supply voltage environment,
and undergo similar shifts due to systematic or spatially-correlated process variations.
However, since these sensors are mere surrogates, they are unable to reflect aging in the
circuit with complete accuracy. This inability arises due to the structural differences
between the near-critical paths of the circuit under test (CUT) and the sensor. At the
device level, the transistors in the sensor experience different stressing input patterns as
compared to the CUT, and also have different delay sensitivities to aging shifts, due to
which they age differently. At the circuit level, the number of near-critical paths in the
CUT, which could potentially become critical under aging, is typically much larger than
those in the sensor. A ring oscillator sensor has just one path, and although it is possible
to build surrogate sensors based on representative critical path circuits (RCPs) [19,20],
their design overhead is significant. Additionally, the cost of constructing RCP circuits
that could cover a sufficient number of critical paths could be onerous.
In this thesis, we aim to infer delay shifts due to BTI- and HCI-induced aging in a
CUT based on delay shifts measured from ring-oscillator-based (ROSC-based) sensors.
These sensors are widely used because they are cheap, compact, and can be easily
replicated many times within a chip. Specifically, we use the sensors in [3], which can
separately measure the contribution of BTI and HCI to their delay shifts.
We propose two post-silicon schemes to estimate the delay degradation of a CUT,
in the first part of our thesis that deals with the unintentional unreliability. The first
scheme translates measurement from surrogate aging sensors to circuit delay degrada-
tions using a look-up table (LUT). The second scheme called, ReSCALE (Recalibration
of Sensor Circuits for Aging and Lifetime Estimation), amalgamates these sensor mea-
surements with very infrequent measurements performed directly on the CUT, and uses
both to update the LUT. The updated values are then used in conjunction with inex-
pensive sensor measurements to infer the delay of the CUT.
4There is a trade-off between the simplicity of implementation versus the accuracy
of aging estimates obtained by the two proposed techniques. While the first one is very
easy to implement without the need of any additional circuitry other than the ROSC-
based sensors, the second one is more accurate, at the cost of higher design effort and
overheads due to the additional CUT delay measurement and the LUT update.
1.2 Intentional Unreliability
Errors in a circuit operation are not always undesirable, and circuit design can, in fact,
be greatly simplified if errors are allowed in the system. These errors, when manifested
in applications pertaining to human perception, are permissible to a certain extent due
to the inherent limitation of human senses. For example, Table 1.1, lists some of the
limits of human perception pertaining to visual and auditory senses, as a result of which
it is often difficult to differentiate between various accurate and approximate results of a
computation, up to a certain extent. The psychological quantities listed in Table 1.1 are
not exhaustive, but are mainly related to the various aspects of digital signal processing
(DSP), and hence, recognition, mining, and synthesis applications pertaining to image,
video, and audio processing [21] have significant levels of error-tolerance.
Table 1.1: Demonstration of the inherent error-tolerance of human perception.
Psychological quantities Human perception limit
Angular resolution 1 arcminute
Threshold of hearing -9 dB (sound pressure level)
Flicker fusion threshold 60-90 Hz
Approximate computing [22] is a new design paradigm that leverages the inherent
error-tolerance of human senses, and can potentially achieve large efficiencies in the
design by deliberately introducing errors in computation by either simplifying a cir-
cuit logic or architecture, or by modifying its operating conditions (supply voltage and
frequency). Hence, such intentional unreliability in computation can reduce hardware
costs, in terms of energy, power, and area.
One of the vital ingredients of any methodology based on approximate design is a
fast and accurate procedure that can quantify the distribution of error injected into
5a computation by an approximation scheme. The most common building blocks in
DSP applications, specifically for error-resilient computations, are adders [1,23–31] and
multipliers [32–35]. Hence, we first propose an analysis algorithm to obtain the
probability mass function (PMF) of the errors injected into a computation, when it
is performed on such approximate circuits. Once a method to analytically quantify
these errors is in place, in keeping with the spirit of approximate computing, the logical
next step is to design an approximate circuit with fixed error constraints, while trying to
maximize its power savings. Hence, we next propose a design algorithm that precisely
achieves this for the design of approximate circuits, with user-specified error budgets.
For the analysis algorithm, we follow a bottom-up approach, where we first quan-
tify the errors in the fundamental block of an approximate circuit. Since we consider
the transistor level approximations where errors are introduced by simplifying the logic
of full adders (FAs) [1, 28], the fundamental block in our analysis is an FA. Next, we
proceed to approximate adders and multipliers which are simply arrays of these FAs,
constructed suitably, based on their respective architectures. We consider the ripple
carry and the modified Bough-Wooley two’s complement architectures for the adder
and the multiplier [36], respectively, for our analysis. Finally, we analyze an entire
circuit that constitutes these approximate adders and multipliers, and propose an algo-
rithm to quantify the error PMF at the primary outputs of such a circuit. The circuit
is abstracted as a directed acyclic graph (DAG) [2], where each node is an approximate
adder or a multiplier, and we perform a topological traversal of this DAG to compute the
PMF of the error accumulated at each node. We use the Fourier transform to compute
the error PMF at the output of the adder nodes, while we implement a combination of
the Mellin transform [37] along with the Fourier transform, to compute the error PMFs
at the output of the multiplier nodes within the DAG. We implement our algorithm at
each hierarchical level using standard benchmarks, to demonstrate its effectiveness with
respect to both accuracy and runtime.
Next, for the design algorithm, we abstract an approximate circuit as a DAG of
adder nodes, while representing the multipliers by an equivalent network of adders and
arithmetic shifters, and use the total error variance of this DAG as the error metric
that is to be constrained by a user-specified budget. Our objective is to maximize the
power savings of this DAG, without compromising the user experience which is actually
6the specified error budget. We formulate the design problem through an integer non-
linear optimization framework, and propose fast heuristics to solve it efficiently. Our
algorithm has been implemented for the design of finite impulse response (FIR) filters,
and the excellent performance of these approximate filters have been demonstrated for
benchmark audio signals [38], thus proving the effectiveness of our approach.
1.3 Thesis Organization
The thesis is broadly divided into two parts. While Chapters 2, 3, and 4 relate to
the unintentional reliability failures due to aging, Chapters 5, 6, and 7 pertain to the
intentional unreliability issues through approximate computing. Specifically,
• Chapter 2 explains the two aging mechanisms, BTI and HCI, in further detail,
and lays the foundation of the circuit aging model used in the next two chapters.
• Chapter 3 describes the circuit delay model (UofM) developed for aging estimation,
and outlines the methodology to translate delay degradation of on-chip ROSC
sensors measured at the post-silicon phase to that of the monitored circuit.
• Chapter 4 discusses the ReSCALE algorithm to refine the aging estimate by amal-
gamating post-silicon ROSC measurements with infrequent online delay measure-
ments on the monitored circuit, and sensor recalibration.
• Chapter 5 presents the foundational algorithm, FEMTO, for obtaining error PMFs
in approximate unsigned multipliers using the error PMF of the constituent FAs.
• Chapter 6 first extends the algorithm from Chapter 5 for signed adders and mul-
tipliers, and then presents a technique of propagating error PMFs through each
node of an approximate DAG, using the concepts of transform calculus, to obtain
the output error PMF of the DAG.
• Chapter 7 outlines the the SABER algorithm for the design of an approximate
circuit through formulating and efficiently solving an optimization framework to
maximize its power savings, with user-specified error budgets.
• Chapter 8 concludes the thesis.
7The bibliography is provided at the end of Chapter 8, followed by two appendices.
The proofs of the various theorems developed in this thesis are outlined in the first
appendix. The second appendix provides the derivation of miscellaneous terms, used in
Chapters 5 and 6, for better readability.
Chapter 2
Background on BTI- and
HCI-induced Aging
Bias Temperature Instability (BTI) and Hot Carrier Injection (HCI) are predominant
aging effects in transistors under normal operating conditions that result in parametric
failure in circuits. While BTI degrades the threshold voltage of transistors under voltage
and temperature stress, HCI is dependent on the switching activity of the transistors,
and degrades their drive current. Together, they result temporal delay degradations
at the circuit level. In this chapter, we describe models for BTI and HCI aging, their
impact on delay degradation of individual transistors, and on larger circuits. This lays
the foundation for the subsequent chapters for estimating the BTI- and HCI-induced
aging using surrogate sensors.
2.1 Aging Models for BTI and HCI
Under BTI, a PMOS (NMOS) device is stressed when its gate voltage is negative (posi-
tive), leading to negative (positive) BTI, or NBTI (PBTI), while under HCI, a transistor
is stressed only while it switches.
In the following discussion, we will assume that the observation time for the circuit
starts at time, t0, and continues until the lifetime of the circuit, tf .
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92.1.1 BTI-induced Aging
The precise mechanism of BTI is a matter of debate within the research community.
Two candidates have emerged: the reaction-diffusion (RD) model [6] and the charge
trapping (CT) model [39]. The threshold voltage shift is a cumulative effect of multiple
cycles of stress and recovery. BTI is independent of the frequency of the stressing signal
for frequencies higher than 1Hz, and only depends on its average duty cycle [7]. In
general, at time, t, the threshold voltage shift, ∆Vthx(t), x ∈ {n, p}, due to BTI in an
NMOS or PMOS device (denoted by n and p) can be modeled as:
∆Vthx(t) = Cx(f(tst)− f(tst,0)) = ψBx(f(t)− f(t0)) (2.1)
where Cx is a constant dependent on the process, voltage and temperature (PVT)
conditions of the device, f(.) is a function that represents the temporal dependence of
BTI aging, and the terms, tst,0 and tst, refer to the effective stressing time after an
elapsed time of t0 and t, respectively. The effective stressing times are given by tst = αt
(and tst,0 = αt0), where α is the stress probability for the device. Since a PMOS device
is stressed when its input is at logic low level, α = 1− s, where s is the SP of the input
signal. Similarly, for an NMOS device, α = s, since it is stressed when its input is at
logic high level. The f(tst,0) term thus relates to the aging of the chip that is built in at
time, t0. We can absorb the effect of the signal probability into ψBx along with other
PVT dependent parameters in Cx, and we note that f(t) is purely dependent on the age
of the circuit, t. In principle, f(.) could be different for PMOS and NMOS devices, but
these are experimentally observed to be similar, as documented in design manuals and
the published literature [40]. Typically, f(t) can assume either of the following forms
based on the two models of BTI:
f(t) =
tn1 , under the RD modela+ b log t , under the CT model (2.2)
where n1 ∼ 0.16 [41], and a and b are positive constants defined in [39]. Our analysis
is designed to be general enough to be applicable on either form of f(t). Although the
Vth-shifts through multiple stress-recovery cycles are not monotonic, Eq. (2.1) captures
the envelope of the delay function, including BTI recovery effects under AC stress.
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2.1.2 HCI-induced Aging
At contemporary technology nodes, HCI affects NMOS devices more severely than
PMOS [8, 42]. HCI occurs when carriers in the channel, subjected to a lateral elec-
tric field, gain sufficient energy and momentum to break the barriers of surrounding
dielectric, such as the gate and sidewall oxides. A recent energy-driven framework for
HCI stress proposes that carriers with sufficient energy can result in interface-state gen-
eration by impact ionization at the Si-SiO2 interface directly without being injected into
the gate oxide [8]. This leads to a gradual degradation in various electrical parameters
of the transistors, thus affecting the circuit performance.
Based on [16,43], we model HCI aging by expressing the drive current reduction as
equivalent threshold voltage degradation, ∆Vthn(t), of an NMOS after time, t, as:
∆Vthn(t) = CH exp
(
Eox
E0
− φit
qλEm
)
(g(tst)− g(tst,0)) (2.3)
where CH and E0 are process dependent parameters, Eox is the vertical field, φit is the
trap generation energy, q is the electronic charge, λ is the hot electron mean free path,
tst and tst,0 are the effective stressing times, g(.) is a function that encapsulates the
temporal dependence of HCI aging, and Em is the lateral electric field, given by:
Em =
Vds − Vdsat
Leff
(2.4)
where Vdsat =
(Vgs − Vth + 2kBTq )LeffEsat
Vgs − Vth + 2kBTq +AbulkLeffEsat
(2.5)
The parameter, Leff, is the effective channel length, T is the temperature, kB is Boltz-
mann’s constant, and Abulk and Esat are process-dependent constants defined in [44].
The effective stressing time, tst, corresponding to HCI aging depends on the number
of switching events experienced by the transistor, given by (AF · Fclk · t), where AF is
the activity factor for the transistor, Fclk is the clock frequency, and t is the elapsed
time. During each of these switching events, the transistor is stressed during the time
that the input signal makes its transition, given by the slew, tslew. Hence, we can
write tst = (AF · Fclk · t)tslew, and this relation converts g(tst) to a function g(t) of the
elapsed time. Similarly, g(tst,0) can be converted to g(t0) as well. We thus absorb the
effect of the switching activity and the time-independent parameters into ψHn to rewrite
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∆Vthn(t) as:
∆Vthn(t) = ψHn(g(t)− g(t0)) (2.6)
From experimental models [8], g(t) is typically of the form:
g(t) = tn2 (2.7)
where n2 ∼ 0.5.
2.2 Effect of BTI and HCI on Delay Degradation
We denote the change in the underlying trend functions for BTI and HCI as:
∆f(t) = f(t)− f(t0) (2.8)
∆g(t) = g(t)− g(t0) (2.9)
Between time, t0, to t, we can represent the shift in the delay, D(t), of a logic gate as:
∆D(t) =
∑
i∈NMOS
Sn,i∆Vthn,i(t) +
∑
i∈PMOS
Sp,i∆Vthp,i(t) (2.10)
where the two summations are taken over all NMOS and PMOS transistors in a gate.
Here, the prefix, ∆, denotes a change in the quantity that succeeds it, Vthn,i(t) (Vthp,i(t))
is the threshold voltage of the ith NMOS (PMOS) transistor in the gate, and Sx,i =
∂D
∂Vthx,i
∣∣∣∣
t0
for x ∈ {n, p} is the sensitivity of transistor, i, to threshold voltage shifts.
From Eqs. (2.1) and (2.6), we have:
∆Vthn,i(t) = ψBn,i∆f(t) + ψHn,i∆g(t)
∆Vthp,i(t) = ψBp,i∆f(t) (2.11)
Therefore, we can rewrite Eq. (2.10) as:
∆D(t) = KB ∆f(t) +KH ∆g(t) (2.12)
where KB =
(∑
i∈NMOS Sn,iψBn,i +
∑
i∈PMOS Sp,iψBp,i
)
and KH =
∑
i∈NMOS Sn,iψHn,i .
Thus, under fixed stress conditions of temperature, Vdd, SP, and AF, the delay is a
function of time, and is easily computed if all the sensitivity values, Sn,i and Sp,i, have
been characterized for each gate.
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2.3 Conclusion
While BTI and HCI are complex phenomena, the empirical models proposed in this
chapter have been shown to fit the experimental data on aging. Since these models
are dependent on various process parameters, the delay sensitivities to aging can be
precharacterized for each gate in a gate library, similar to characterizing its nominal
delay and slew values. Using the aging models, delay sensitivities of gates, operating
conditions, and elapsed time a circuit has been in operation, the extent of its aging can
be estimated in terms of its delay degradation.
Chapter 3
Aging Estimation using the UofM
Delay Model
The overall effect of BTI and HCI is to reduce the maximum operating frequency, FMax,
of a circuit over its lifetime. To ensure that a chip meets its timing requirements over its
lifetime, compensation techniques need to be applied based on its extent of degradation.
In the presilicon design, appropriate delay guardbands may be added [45,46], while the
postsilicon phase may adapt the circuit during operation in the field [12], using sensors
built in at the presilicon phase, by adjusting its clock frequency, supply voltage, or body
bias. However, by definition, presilicon techniques are unaware of the runtime operating
environment experienced by a chip and must consider worst-case scenarios by assuming
pessimistic stress conditions for the circuits. Postsilicon techniques limit pessimism and
deploy just enough adaptive compensation, based on monitors that periodically evaluate
FMax in the circuit under test (CUT). Two classes of monitors may be employed:
• Surrogate circuit monitors: These are test circuits used to estimate FMax degra-
dation in the CUT by trying to emulate the operating conditions/functionalities
of the CUT. These range from simple ring oscillators (ROSCs) [15], [18] to more
complex representative critical path (RCP) circuits [19], [20], [47].
• CUT monitors: In these methods, delay tests are directly performed on the CUT
at predetermined intervals to measure its performance in terms of FMax degrada-
tion [48], [49].
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CUT monitors are accurate since they directly monitor the CUT, but may suffer from
large hardware and test time overheads. Although such tests are required infrequently
and their runtime can be reduced [50], the overheads of testing the entire chip may still
be onerous.
In this thesis, we use ROSC-based sensors as surrogate circuit monitors to charac-
terize aging in a CUT. These sensors are widely used in industry, since they are compact
and uniform, and require the design and layout of only a single repeatable macrocell.
Specifically, we use the ROSC-based silicon odometer [3] as the aging sensor here, since
they can separately monitor aging due to BTI and HCI, to produce an output propor-
tional to the frequency degradation of the aged ROSC. Although there are two pairs
of stressed and reference ROSCs in this sensor, with each pair sensing BTI and HCI
aging separately, a simplified schematic to represent the idea is highlighted in Fig. 3.1
with just one pair. This sensor has been demonstrated to provide high resolution and
remove common-mode disturbances.
Within a larger circuit, ROSCs can be placed close to the CUT as illustrated in
Fig 3.1: since ROSCs are cheap and compact, many copies can be replicated within the
chip. Small circuit blocks may share a ROSC, while a very large block could contain
several ROSCs.
LUT
CUT # 1
CUT # 2
CUT # 3
CUT # 4
Phase	
Comp.
enable
Stressed ROSC (freq=fstress) 
Reference ROSC (freq=fref) 
PC_OUT
(fPC=fref - fstress) 
ROSCs (aging sensors) interspersed 
within four circuits.
Stores calibration factors and CUT 
delays at measurement instants.LUT
Figure 3.1: ROSC-based aging sensors [3] interspersed within multiple circuits along
with LUT of degradation ratios.
However, ROSCs are mere surrogates for the CUT. Therefore, measuring frequency
degradation in ROSC is not equivalent to measuring degradation in the CUT, for several
reasons. First, since the gate types on a CUT path are not the same as those on the
ROSC, the path delay sensitivity to Vth-shifts under aging is different from the ROSC
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delay sensitivity. Second, the ROSC has a single path that ages along a constant
profile through its lifetime; in contrast, the delay of a CUT is the maximum of all
path delays. Since a set of near-critical paths may have different aging sensitivities, the
critical path may change over the lifetime of the CUT, causing it to age at different
rates at different times. To overcome these issues, we first propose a new Upperbound
on FMax (UofM) model for the delay of an aged CUT to estimate a safe FMax that
the CUT can operate at. This model accounts for the possibility that critical paths
may change over the lifetime of a chip due to nonuniform delay degradation on various
circuit paths, by finding an envelope for the CUT delay. Next, we propose a technique
to compute calibration factors that translate ROSC degradation to that of the CUT,
using the UofM model. These factors, called the degradation ratios, ξCUTB and ξ
CUT
H , can
translate the sensor measurement data to CUT delay degradation under BTI and HCI,
respectively, and can be stored in an on-chip look-up table (LUT). The UofM model-
based scheme thus obtains the degradation ratios from presilicon characterization of a
CUT, and uses them to translate the ROSC measurements to CUT delay degradation
under aging at the post-silicon stage when the circuit is deployed in the field.
The overall flow of the proposed framework can be summarized as follows:
• We obtain an envelope of the CUT delay under aging by performing aging-aware
static timing analysis (STA) assuming worst-case workload on the CUT. This is
the UofM delay model of the CUT.
• Using the above envelope, and aging-aware STA on the ROSC sensors, we obtain
the degradation ratios, and store them in the on-chip LUT.
• After the chip has been deployed in field operation, the ROSC sensor can be
probed from time to time to observe its delay degradation separately due to BTI
and HCI aging.
• Multiplying the ROSC delay degradation with the corresponding degradation ra-
tios from the LUT produces the CUT delay degradation, which is an indicator of
its aging due to BTI and HCI.
The implementation details of our methodology and the experimental results are
provided in the next two sections of this chapter.
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3.1 Delay Estimation and Aging Prediction
Our goal is to estimate a safe value of the maximum frequency of operation, FMax, of
the CUT under aging, using data from on-chip ROSCs. We obtain this estimate by
determining degradation ratios, ξCUTB and ξ
CUT
H , that multiply the delay degradation
of nearby ROSC test structures to estimate the delay shift in the CUT. Our initial
analysis, described in this section, performs presilicon analysis to determine the values
for these degradation ratios, which are held constant over the lifetime of the circuit and
stored in the LUT in Fig. 3.1.
We begin by observing that the rate at which a path ages depends on how it is
stressed and on its sensitivity to stress. Due to this, the critical path of a CUT may
change over its lifetime owing to the nonuniform delay degradation on its near-critical
paths. Fig. 3.2 depicts possible aging trajectories for several near-critical paths of a
CUT, C. The delay, DC(t), of the CUT is the maximum among the delays of the
near-critical paths, and this is seen to be a piecewise-smooth curve. In contrast, the
ROSC has a single path that ages along a constant profile through its lifetime and has
a smooth trajectory, DR(t), similar to any of the path delays in Fig. 3.2.
Time, t
D
el
ay
tf
Path4 delay
Critical paths 
change here 
D(t)
Path1 delay
Path2 delay
Path3 delay
UofM ( )
C t
t0
( )CD t
Figure 3.2: CUT delay as maximum of path delays under aging.
The above example indicates a primary difficulty in using a ROSC-based sensor to
predict the delay degradation of the CUT, since it is nontrivial to develop a simple
one-to-one functional relationship between a smooth trajectory (corresponding to the
ROSC delay, DR(t)) and a nondifferentiable function (which characterizes the delay,
DC(t), of the CUT).
To overcome this, we first obtain a pessimistic and continuously differentiable pre-
silicon bound, DCUofM(t), of the CUT delay, as illustrated in Fig. 3.2. We refer to this
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as the Upper bound on FMax (UofM) model. To ensure pessimism, DCUofM(t), must lie
above DC(t), ∀t ∈ [t0, tf ], so that if DCUofM(t) meets the timing requirements throughout
the lifetime, then so does DC(t). Next, we find a relation between the ROSC delay and
the UofM delay to obtain the degradation ratios to estimate CUT delay degradation
from the ROSC data.
In Sec. 3.1.1, we discuss the presilicon characterization of the CUT and the ROSC to
compute the degradation ratios. Next, in Sec. 3.1.2, we outline the methodology of post-
silicon aging estimation in the CUT from the ROSC measurements using these ratios,
and in Sec. 3.1.3, we examine the validity of using degradation ratios characterized at
the presilicon stage, since post-silicon operating conditions can be different due to PVT
variations, dynamic voltage scaling, and supply gating.
3.1.1 Presilicon Circuit Characterization
UofM model: We first present a theorem to obtain an expression for a differentiable
function that is an upper bound for the maximum of n functions, each of the form
similar to Eq. (2.12).
Theorem 3.1. In the interval, [t0, tf ], consider a set of monotonically increasing func-
tions, x1(t), · · · , xn(t), such that xi(t) = xi(t0) + θi1∆f(t) + θi2∆g(t), with θi1, θi2 ≥ 0,
where ∆f(t) = f(t)− f(t0) and ∆g(t) = g(t)− g(t0). Then for f(t) = tn1 or a+ b log t,
and g(t) = tn2 with a, b > 0, and 1 > n2 > n1 > 0, an upper bound on the maximum of
these functions is given by another function, y(t), of similar form:
y(t) = xM (t0) + θ
M
1 ∆f(t) + θ
M
2 ∆g(t) (3.1)
where xM (t) is the maximum envelope of the xi(t) functions, such that xM (t0) =
maxi∈{1,··· ,n}(xi(t0)).
The coefficients, θM1 and θ
M
2 , are obtained from the θ
i
1 values, and by evaluating
xM (t) at time instants, t = t0 and tf , and are defined as:
θM1 = max
i
(θi1) (3.2)
θM2 =
∆xM (tf )− θM1 ∆f(tf )
∆g(tf )
(3.3)
where ∆xM (t) = xM (t)− xM (t0).
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A brief outline of the proof is that the UofM model is constructed as a curve of the
form of Eq. (2.12) that matches the piecewise-smooth maximum function, xM (t), at
t = t0 and t = tf , and lies above it at all other points, t ∈ (t0, tf ). The detailed proof
is deferred to Appendix A for better readability.
To map the results of this theorem to our problem, we represent the delay of each
near-critical path, pi, of the CUT in the form of xi(t), and use Theorem 3.1 to determine
the UofM delay bound. Note that the restrictions on a, b, n1, and n2 are easily satisfied
by typical BTI/HCI models. The evaluation of the upper bound in Theorem 3.1 requires
the values of xM (t0), xM (tf ), and θ
i
1 to be determined
1 . For the problem at hand,
evaluating xM (t) at time instants, t = t0 and t = tf , in the theorem is equivalent to
obtaining the presilicon circuit delay, DCpre(t), at these two instants by performing STA
on C. Obtaining θi1 is equivalent to computing the KB value of the delay trajectory of
pi. To obtain KB (KH) value of pi, we simply evaluate the delay of pi at t = t0 and
tf under BTI (HCI) aging alone for specific workload conditions, and compute K
pi
B and
KpiH as:
KpiB =
Dpipre,B(tf )−Dpipre(t0)
∆f(tf )
(3.4)
KpiH =
Dpipre,H(tf )−Dpipre(t0)
∆g(tf )
(3.5)
where Dpipre,B(t)
(
Dpipre,H(t)
)
is the evaluated delay of pi at t due to BTI (HCI) aging
alone, and Dpipre(t0) is the presilicon delay at time t0.
To summarize, we obtain the smooth upper bound, DCUofM(t), on D
C(t) by using any
timing analysis tool (home-grown or commercial) to perform two STA evaluations, at
times, t0 and tf , on the CUT using the aging models for BTI and HCI from Sec. 2. Since
we must perform these presilicon STA runs to account for all parts in the field excited
with any SP or AF value, the specific workload conditions correspond to choosing these
values pessimistically. For BTI analysis, we assume the worst-case SP of 1 for each
gate input; similarly, for HCI analysis, we assume an AF of 1. For each near-critical
path, pi, a pair of timing evaluations under BTI aging alone can be used to compute
the KpiB value for the path using Eq. (3.4). Finally, we use Theorem 3.1 to characterize
1 Superficially, it may appear that Eqs. (3.2) and (3.3) are independent of θi2, but the influence of
this parameter is hidden from view in ∆xM (tf ).
19
the constants, KCB and K
C
H , in D
C
UofM(t), similar to θ
M
1 and θ
M
2 in y(t) in the theorem,
to obtain:
∆DCUofM(t) = D
C
UofM(t)−DCUofM(t0) = KCB ∆f(t) +KCH ∆g(t) (3.6)
where KCB∆f(t) and K
C
H∆g(t) are the aging contributions due to BTI and HCI, respec-
tively, to the total delay degradation from t = t0.
Degradation ratios from ROSC and CUT delay analysis: A ROSC is a chain of
an odd number, 2l+1, of inverters connected in a closed loop. Assuming, for simplicity,
that each inverter has a rise delay of dr(t) and a fall delay of df (t), the period of the
ROSC is well known to be (2l + 1)(dr(t) + df (t)). We refer to the period of a ROSC,
R, as its delay, DR(t).
Since the ROSC has 50% signal probability and toggles on every clock transition,
the SP values at each of its gate inputs is 0.5 and its AF is 1. At the presilicon stage,
the aging trends for the ROSC can be characterized to separately evaluate KRB and K
R
H .
This requires an aging-aware timing analysis of the single critical path of the ROSC,
first assuming only BTI, and then only HCI aging, each at t = t0 and t = tf , similar to
Eqs. (3.4) and (3.5). The presilicon estimate of the delay degradation, ∆DRpre(t), of the
ROSC is obtained in the form of Eq. (2.12), as:
∆DRpre(t) = D
R
pre(t)−DRpre(t0) = KRB∆f(t) +KRH∆g(t) (3.7)
Based on the KB and KH values computed to characterize Eqs. (3.6) and (3.7), we
compute the degradation ratios, ξCB and ξ
C
H , of the CUT, C, corresponding to BTI and
HCI aging, respectively, as:
ξCB =
KCB
KRB
ξCH =
KCH
KRH
(3.8)
Note that the degradation ratios above depend purely on the ratios of the KB and KH
values and are independent of time.
3.1.2 Post-silicon Circuit Aging Estimation from ROSC Sensors
The values of the degradation ratios for each CUT, with respect to its associated ROSC,
are stored in the on-chip LUT depicted in Fig. 3.1. To use this LUT in the post-silicon
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context at time t, we will separately measure the values of delay shifts, ∆DRB(t) and
∆DRH(t), due to BTI and HCI, respectively, of the silicon odometer ROSC [3]. We in-
fer KRpost,B = ∆D
R
B(t)/∆f(t) and K
R
post,H = ∆D
R
H(t)/∆g(t) from the silicon odometer
ROSC; recall that this sensor can separately measure its own BTI- and HCI-induced
degradation. Based on this measurement, we estimate the post-silicon CUT delay degra-
dation, ∆DCpost(t), in a manner similar to Eq. (3.6) as:
∆DCpost(t) = K
C
post,B ∆f(t) +K
C
post,H ∆g(t)
= KRpost,B ξ
C
B∆f(t) +K
R
post,H ξ
C
H∆g(t) (3.9)
where KCpost,B and K
C
post,H correspond to the unknown KB and KH values, respectively,
of the CUT delay trajectory at the post-silicon stage, which we want to infer from the
ROSC measurements. The above equation seems to imply that ξCB and ξ
C
H , defined in
Eq. (3.8), can also be formulated as:
ξCB =
KCpost,B
KRpost,B
ξCH =
KCpost,H
KRpost,H
In other words, the degradation ratios from the presilicon stage are the same at the
post-silicon stage, in spite of both being characterized by different operating conditions.
This assumption is correct for all practical purposes, as will be explained in the next
section.
3.1.3 Effects of Operating Conditions on Degradation Ratios
During circuit operation in the field, when the above ROSC measurements are taken and
the CUT delay shift is estimated, both the CUT and the ROSC age under conditions
that are different from those during presilicon estimation. We now critically examine
the validity of using presilicon degradation ratios under these conditions, considering the
effect of each factor that differs between the presilicon and post-silicon phases: specifi-
cally, the SP and AF for the circuit; systematic process variations; temperature, T , and
supply voltage, Vdd, including supply gating and dynamic voltage scaling.
Circuit SP and AF: The precharacterized relation in Eq. (3.8) uses a worst-case SP
and AF scenario for aging, and therefore provides a pessimistic estimate of the CUT
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delay.
Process variations: The proximity of the ROSC and the CUT ensures that both have
similar systematic variations in the process parameters (length, width, oxide thickness,
and other critical dimensions). The dominant systematic variations [51] [52] are thus,
very similar for both the CUT and the ROSC. As a result, the process dependence of
KB and KH values in Eq. (2.12) are also similar for both the CUT and the ROSC, and
hence, the degradation ratios, ξCB and ξ
C
H , which are the ratios of KB and KH of the
CUT to that of the ROSC, are practically independent of the process variations. The
effect of the random variations is also minimized for a ROSC and CUT with multiple
stages [15] [53], considered in this work.
Voltage and temperature variations: To investigate the impact of Vdd and T on these
ratios, it is necessary to analyze KB and KH , as given in Sec. 2.2. We can rewrite
the (Vdd, T )-dependent parts in KB and KH from [54] and Eq. (2.3) in Sec. 2.1.2,
respectively, as:
KB =
∑
x∈{n,p}
SxψBx = ΓBPB exp
(
2Eox
E0
− Ea
kBT
)
S(Vdd, T ) (3.10)
KH =
∑
x∈{n}
SxψH = ΓHPH exp
(
Eox
E0
− φit
qλEm
)
S(Vdd, T ) (3.11)
where PB and PH are the combined process-dependent terms, ΓB and ΓH indicate the
effect of average SPAF conditions on BTI and HCI aging, and S(Vdd, T ) is a general
function representing the dependence of the delay sensitivities to the operating condi-
tions, which can be assumed to be similar for both PMOS and NMOS. The exact form
of S is not necessary for our analysis.
For BTI, the dependence on Vdd is embedded within the terms, S(Vdd, T ) and Eox =
Vdd−Vth
Tox
, while the relationship with T is explicitly visible in the term, exp
(
− EakBT
)
, in
Eq. (3.10). For HCI degradation, the dependence on Vdd is visible in S(Vdd, T ) as well
as Em in Eq. (2.4), while the trend with T is implicitly hidden in the Vdsat term in
Eq. (2.5) that is referenced in the equation for Em.
The gate delay shifts can be obtained by combining Eqs. (2.12), (3.10), and (3.11).
For any path, X, which could be a near-critical path, pi, of the CUT or the single path,
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r, of the ROSC, R, we can represent its actual delay degradation from t0 due to BTI
and HCI, by ∆DXB (t) and ∆D
X
H (t), respectively, as:
∆DXB (t) = K
X
B ∆f(t) = KXBFB(Vdd, T )∆f(t) (3.12)
∆DXH (t) = K
X
H∆g(t) = KXHFH(Vdd, T )∆g(t) (3.13)
where KXB and K
X
H represent the KB and KH values of the path, X, respectively, and
KXB and KXH are the (Vdd, T )-independent effects of adding the gate delays along X
under BTI and HCI aging, respectively. The functions, FB(.) and FH(.), represent the
(Vdd, T )-dependent terms for BTI and HCI, respectively, as:
FB(Vdd, T ) = exp
(
2Eox
E0
− Ea
kBT
)
S(Vdd, T ) (3.14)
FH(Vdd, T ) = exp
(
Eox
E0
− φit
qλEm
)
S(Vdd, T ) (3.15)
Theorem 3.2. For a given CUT, C, let pf and p0 be the paths that are critical at times,
tf and t0, respectively, and r be the single path in the ROSC. Among all near-critical
paths of C, let pm be the path with the maximum value of KB. Then,
1. The degradation ratio, ξCB , of the CUT, C, is independent of the supply voltage,
Vdd, and temperature, T .
2. The degradation ratio, ξCH , has the following dependence:
ξCH =
∆Dpf ,p0(t0) + ∆Kpf ,pmB FB(Vdd, T )∆f(tf )
KrHFH(Vdd, T )∆g(tf )
+
KpfH
KrH
(3.16)
where ∆Dpf ,p0(t0) = D
pf (t0)−Dp0(t0) is the difference in the delays of paths, pf
and p0, at t = t0, ∆Kpf ,pmB = K
pf
B −KpmB .
The factors, KXB and KXH , for X ∈ {pf , pm, r}, are as defined in Eqs. (3.12) and (3.13),
and the functions, FB(Vdd, T ) and FH(Vdd, T ), are defined in Eqs. (3.14) and (3.15),
respectively.
The formal proof of the theorem is deferred to Appendix A for better readability.
Based on Theorem 3.2, ξCB is independent of Vdd and T , while ξ
C
H is not. Hence,
assuming (Vdd, T )-independence of ξ
C
H will incur some error in the aging estimate due
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to HCI, which can be bounded by a maximum value with the knowledge of the oper-
ating conditions according to Eq. (3.16). However, in reality, the near-critical paths
have similar delay profiles (i.e., Dp0(t0) ≈ Dpf (t0)), as well as similar aging trends (i.e.,
KpfB ≈ KpmB ), due to which ξCH ≈
KpfH
KrH from Eq. (3.16) in Theorem 3.2. Hence, the error
is negligible while considering (Vdd, T )-independence of ξ
C
H as well. In the rest of the
chapter, we thus assume both ξCB and ξ
C
H to be independent of Vdd and T .
Dynamic voltage scaling and Vdd gating: It is important to note that the above analysis
is valid for any variation in Vdd, as long as the ROSC and the CUT are subjected to
the same variation. Therefore, it is valid not only for fluctuations in the supply noise,
which are identical due to spatial locality of a CUT and its nearby ROSC, but also for
Vdd changes due to dynamic voltage scaling or Vdd gating.
Hence, the degradation ratios are practically independent of PVT variations, delib-
erate supply voltage changes, and time, and require characterization only once for the
entire lifetime of a circuit to obtain its pessimistic delay estimate under the assumption
of a worst-case SPAF workload, at the post-silicon stage from ROSC measurements.
3.2 Experimental Setup and Results
The ideas presented in this chapter were exercised on a set of representative circuits
from the ISCAS’89 [55], ITC’99 [56], and the IWLS’05 [57] benchmark suites. Since
the various model parameters and the Vth degradation equations are well documented
in the public domain for 45nm, the circuits were synthesized using the NanGate 45nm
Open Cell Library [58]. Each gate within the library was characterized for nominal
delay, output slew and delay sensitivities to Vth variation of NMOS and PMOS devices
(for both rise and fall transitions) by transistor level HSPICE simulations, and the
circuits were synthesized using Synopsys Design Compiler [59]. The simulations were
carried out at 125◦C and 1.2V. Although we use the RD model for BTI aging in our
experiments to show the applicability of the proposed methodology, it is also valid when
BTI aging follows a logarithmic function of time, as described by the CT model. The
lifetime, tf , of each CUT has been assumed to be 10 years when both BTI and HCI are
significant [42], and we consider t0 = 0.
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The aging-aware STA engine was developed in C++, and the experiments were per-
formed on a 64-bit Ubuntu server with a 3GHz Intel® Core™2 Duo CPU E8400 pro-
cessor.
3.2.1 Aging Estimation from ROSCs using the UofM Bound
We obtain the KB and KH values for benchmark circuits, whose names and gate counts,
|G|, are listed in the first two columns of Table 3.1, by performing aging-aware STA on
them under the worst-case workload assumption and using Theorem 3.1. We also obtain
the KB and KH values corresponding to 33-stage ROSC sensors [3] using techniques
described in Sec. 3.1.1. The degradation ratios, ξCB and ξ
C
H , are listed in the third
and fourth columns, respectively, of Table 3.1. The runtime in seconds, τ , required to
generate degradation ratios for each circuit is listed in the fifth column. The estimated
post-silicon delay, DCpost(t), of the aged CUT is obtained by multiplying the degradation
ratios with the delay degradation of the ROSC, and adding the result with the nominal
delay, DCpre(t0), of the CUT.
Table 3.1: Degradation ratios from presilicon analysis.
CUT, C |G| ξCB ξCH τ (s) ∆Erms
mem ctrl 6086 1.98 2.35 30 0.001%
wb dma 2313 1.19 1.61 15 0.096%
ac97 ctrl 8422 1.01 1.49 41 0.003%
i2c 550 1.07 1.28 7 0.028%
aes core 23104 1.19 1.79 82 0.505%
b15 5581 2.90 3.51 28 0.091%
b17 16531 2.84 3.40 75 0.001%
b20 21625 5.92 9.73 85 0.706%
b21 21661 6.25 8.28 86 0.501%
b22 32513 6.49 8.57 125 0.033%
s5378 692 0.72 0.99 9 0.492%
s13207 594 0.83 0.86 8 0.001%
s15850 340 0.91 0.85 6 0.001%
s38417 4615 1.12 1.86 28 0.558%
s38584 4633 1.21 1.25 26 0.001%
The accuracy of our scheme is evaluated by the root mean square error between
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the CUT delay and the corresponding estimated post-silicon delay over n time instants,
tj ∈ [t0, tf ], and is represented by ∆Erms, as:
∆Erms =
√√√√ 1
n
n∑
j=1
(
DCpost(tj)−DC(tj)
DC(tj)
)2
, tj ∈ [t0, tf ] (3.17)
where DC(t) is the true delay of the CUT under worst-case workload, and the error
is sampled every half-year interval. The last column in Table 3.1 lists ∆Erms for each
circuit, expressed in percentage.
Clearly, the estimated delays match very well with the actual delays, since the ∆Erms
values are negligible. Additionally, the modest runtimes for the large benchmark circuits
indicate that our method is fast, and hence, scalable to real circuits.
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Figure 3.3: Estimated delays across different (Vdd, T ) from degradation ratios at a fixed
(Vdd, T ), indicating Vdd and T independence the UofM scheme.
3.2.2 Vdd and T Independence of the UofM Bound
Here we study the effect of the (Vdd, T )-independence assumptions of the degradation
ratios, on the aging estimate as described in Sec. 3.1.3. For this, we use the ξCB and ξ
C
H of
each circuit, C, from Table 3.1 which were computed at a particular (Vdd, T ) condition,
(1.2V, 125◦C), and multiply them with the delay degradation of the ROSC obtained
at different (Vdd, T ) conditions. As before, we add the result to the nominal delay of
the CUT to estimate its post-silicon delay, DCpost(t), at these new operating conditions.
For a set of representative benchmark circuits, we plot the corresponding estimated
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delays, DCpost(t), at the end of lifetime, tf = 10 years, along with the actual delay
values under the worst-case workload, obtained at several (Vdd, T ) values in Fig. 3.3.
The estimated delays show an excellent match with the true values across all nine
combinations. Therefore, the degradation ratios are practically independent of Vdd and
T , and it suffices to compute them at a single (Vdd, T ) for each circuit.
To summarize, our method based on the UofM bound provides a workable indica-
tion of circuit aging with practically no extra effort on part of the designer and a small
power/area overhead. A one-time presilicon circuit characterization was used to deter-
mine the degradation ratios, and subsequently ROSC measurements were translated to
the circuit delay using these ratios.
3.3 Conclusion
In this chapter, we have presented a technique to estimate delay degradation of a circuit
using nearby ROSC-based aging sensors. We quantitatively determine how the data
from the ROSC can be used to find the change in the circuit delay. Experimental results
show that we can use the UofM metric to distill the relation between the CUT delay
trend and the ROSC delay trend into a single degradation ratio, which can accurately
predict the CUT delay degradation based on inexpensive measurements on the ROSC.
Chapter 4
Aging Estimation through
ReSCALE
It is crucial to estimate the extent of aging in a circuit so that remedial techniques can
be applied to ensure its reliable operation over its specified lifetime. These schemes may
be deployed at the presilicon as well as at the post-silicon stage of design. Of necessity,
presilicon design must be predicated on the worst-case workload for the circuit so that
it is guaranteed to work under all operating conditions. This involves the application of
pessimistic guardbands whose power overheads may be excessive and unnecessary for
a large fraction of parts in the field. Hence, in this chapter we propose a technique
called ReSCALE (Recalibration of Sensor Circuits for Aging and Lifetime Estimation)
in this chapter which amalgamates the sensor measurements based on the UofM model
from the previous chapter, with very infrequent measurements performed directly on the
CUT, and uses the results of these measurements to update the LUT. These updated
LUT values are then used in conjunction with inexpensive sensor measurements to infer
the delay of the CUT.
The circuit modifications associated with ReSCALE are depicted in Fig. 4.1, which
shows multiple ROSC sensors interspersed within four circuits. Our scheme uses the
same ROSC-based silicon odometer [3] from the previous chapter, which uses the notion
of beat frequencies to measure delay variations in the ROSC to a very high degree of
precision.
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LUT
CUT # 1
CUT # 2
CUT # 3
CUT # 4
Test 
patterns
ROSCs (aging sensors [15]) 
interspersed within four circuits.
Stores calibration factors and CUT 
delays at measurement instants.
Stores test patterns to excite the near-critical 
paths during infrequent true delay 
measurements of a CUT.
LUT
Test 
patterns
Figure 4.1: ROSCs interspersed within multiple circuits along with LUT of degradation
ratio and test pattern storage block for direct CUT measurement.
This scheme permits the change in the period due to BTI and HCI to be measured
easily and on-the-fly. The number and location of the ROSCs within a chip is a user
input, and the granularity at which they are deployed reflects a trade-off between area
overhead and accuracy. The degradation ratios of the CUT, and their true delays at
certain instants during the CUT lifetime, are stored in the on-chip LUT. The true delay
measurement circuitry is symbolically depicted by the Test patterns block in Fig. 4.1,
which stores vectors/patterns to perform infrequent delay tests on the CUT. Under the
applied test patterns, one of several existing schemes can be used here to measure the
runtime delay of a circuit such as the Path-RO [47], delay shift circuits [48] [49], or by
the techniques described in [13]. The degradation ratios can be recalibrated oﬄine on
the processor itself (in software) when the circuit is tested for its true delay, assuming
that the processor has an arithmetic and logic unit.
The ReSCALE methodology is built upon the UofM model-based scheme, where the
ROSC measurements are still used to infer CUT degradation, however, the degradation
ratios are now updated in the LUT (although infrequently) after obtaining the CUT
delay at prespecified time instants, called the measurement instants. The overall flow
can be summarized as follows:
• The degradation ratios stored in the LUT from presilicon analysis and post-silicon
ROSC delay degradation data are used to obtain CUT delay till the first measure-
ment instant, using our first scheme.
• At each measurement instant, the true delay of the CUT is measured using a sepa-
rate dedicated circuit, and stored in the LUT, along with updating the degradation
ratios.
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• Multiplying the ROSC delay degradation with the most recent degradation ratios
from the LUT produces the CUT delay degradation, and adding that to the true
delay of the CUT at the previous measurement instant produces a more accurate
estimate of aging in the CUT.
Our approach blends the simplicity and low measurement overhead of surrogate
sensors with the accuracy of direct measurement. These measurements are performed
only occasionally, thus controlling the high overhead of run-time measurements. Fur-
thermore, we develop a new theory that maps the results of direct measurement to the
aging of the surrogate sensor, and propose a framework to recalibrate the surrogate
sensors based on measurement data.
The implementation details of the methodology and the experimental results are
provided in the next two sections of this chapter.
4.1 Sensor Recalibration and Aging Estimation
While the ROSC sensor can track PVT variations, voltage scaling, and Vdd gating in
the CUT as described in Sec. 3.1, it is inherently incapable of tracking changes in the
SPAF of the CUT. Hence, the interpretation of the ROSC data must assume SPAF
settings that correspond to worst-case aging in the CUT. This may result in pessimistic
estimates of the circuit performance, and may underestimate circuit delays by over 10%,
as illustrated experimentally in Sec. 4.2.
The scheme presented in this section supplements data from the ROSC through
infrequent direct measurements of the CUT, measuring its true delay in the field. The
information gathered through these measurements is used to recalibrate the relationship
between ROSC aging and CUT aging. In short, we combine infrequent delay measure-
ments on the CUT with cheap and more frequent ROSC measurements, to obtain more
accurate estimates of the CUT delay. This allows ROSC measurements to be person-
alized to individual chips in the field, accounting for the way they age, based on the
specific stressing environment that the part is subjected to.
Our approach proceeds by recalibrating the degradation ratios, KB and KH , based
on data from CUT measurements, so that ROSC measurements can be mapped more
accurately on to CUT delay estimates. The modified scheme uses the LUT depicted in
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Fig. 4.1 to store the degradation ratios and the Test Patterns block to store the test
patterns required to determine the delay degradation of the circuit.
4.1.1 Delay Bounds based on Post-silicon Circuit Measurements
We illustrate the ReSCALE scheme through Fig. 4.2. The pessimistic delay degradation
trajectory over all possible workloads is given by the UofM bound, DCUofM(t). However,
for a specific chip running a particular workload, the actual delay degradation follows
the curve shown by DCa (t); by definition, this must lie below the UofM bound. To correct
this difference, the degradation ratios are modified at a set of measurement instants,
corresponding to t = tm0 , · · · , tm3 , by performing direct measurements on the circuit
and appropriately recalibrating KCB and K
C
H to achieve a better prediction, shown by
DCre(t).
Up to the first measurement instant, tm1 , D
C
re(t) exactly follows the UofM bound. At
this point, the bound is brought down to the measured delay, and the delay trajectory
beyond this point must be predicted. Any such projection of future activity must
be made without foreknowledge of the workload and therefore, the DCre(t) curve must
necessarily assume worst-case aging beyond tm1 . The actual aging curve will lie below
this bound, and at the next measurement instant, tm2 , a recalibration is made to match
the measured value, and so on. As a result, the DCre(t) curve matches the actual aging
curve, DCa (t), more closely than the UoM curve, D
C
UofM(t).
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Figure 4.2: Upper-bounding the CUT delay with intermediate CUT measurements.
The delay measurements may be performed on the CUT using one of several existing
schemes, such as the Path-RO [47], delay shift circuits [48] [49], or by the techniques
described in [13]. These techniques typically use input vectors stored in an on-chip
memory, with a test controller, which fetches a pair of these vectors to perform the
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delay tests. The number of such patterns to excite near-critical paths of a CUT to
measure the worst-case delay, is sufficiently small, and the hardware overhead of the
associated test controller is less than 0.01% as reported in [49]. The Test patterns block
in Fig. 4.1, thus abstracts the entire circuitry that is appended to the circuit block for
its true delay measurement.
The following result provides two upper bounds to obtain DCre(t) for t ∈ [tmj , tmj+1 ].
Theorem 4.1. Let {tm0 , · · · , tmN−1} be the N measurement instants at which the degra-
dation ratios are recalibrated, and tmN = tf , and let
∆fj(t) = f(t)− f(tmj )
∆gj(t) = g(t)− g(tmj )
After each measurement instant, the recalibrated upper bound on the delay, or, DCre(t),
is obtained as follows:
For 0 ≤ t < tm1,
DCre(t) = D
C
UofM(t) (4.1)
For tmj ≤ t ≤ tmj+1 , j > 1, two upper bounds on DCa (t) are:
(I) DC,Ire (t) = D
C
a (tmj ) +K
I
B∆fj(t) +K
II
H ∆gj(t), (4.2)
If px =
{
pi ∈ SNC |Dpipre(tmj+1)−Dpipre(tmj ) is maximized
}
, KIB = K
px
B , K
I
H = K
px
H ,
where SNC is the set of near-critical paths of C, and D
pi
pre(t) = D
pi
pre(t0) +K
pi
B ∆f(t) +
KpiH∆g(t) is the worst-case presilicon delay estimate of path pi ∈ SNC .
(II) DC,IIre (t) = D
C
a (tmj ) +K
II
B ∆fj(t) +K
II
H ∆gj(t) (4.3)
KIIB = max
pi∈SNC
(
KpiB
)
,
KIIH =
[
DCUofM(tmj+1)−DCa (tmj )
]−KIIB ∆fj(tmj+1)
∆gj(tmj+1)
,
where KpiB is the KB value of the path pi.
To use Theorem 4.1 for j > 1, we choose the bound that is tighter at time tmj+1 .
We select KCj,B and K
C
j,H as follows:
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• If DC,Ire (tmj+1) ≥ DC,IIre (tmj+1), then
KCj,B = K
I
B K
C
j,H = K
I
H (4.4)
• Otherwise
KCj,B = K
II
B K
C
j,H = K
II
H (4.5)
The proof of the upper bounds in Theorem 4.1 is presented in Appendix A. Hence, for
t ∈ [tmj , tmj+1 ], j ≥ 1,
DCre(t) = D
C
a (tmj ) +K
C
j,B∆fj(t) +K
C
j,H∆gj(t) (4.6)
Intuitively, Case I provides one candidate for an upper bound, but if that bound exceeds
the UofM prediction, Case II provides a tighter estimate.
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Figure 4.3: Example of the recalibration method for aging estimation in two circuits:
mem ctrl follows Case I (left), while i2c follows Case II (right).
An example of delay estimation using the current scheme for a single measurement
instant (excluding tm0) is shown in Fig. 4.3. The two circuits, mem ctrl and i2c, are
from the IWLS’05 benchmark suite [57], and are stressed at 125◦C and 1.2V. The real
delay curve is obtained by using a set of simulated runtime SPAF values and the aging
model described in Sec. 2. For mem ctrl, Case I is applicable, but for i2c the bound
from Case I exceeds the UofM bound. Therefore, Case II is applied to obtain a better
bound, as shown in Fig. 4.3.
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4.1.2 Post-recalibration Aging Estimation in a Circuit
In this section, we show how the aging estimation scheme in Sec. 3.1.2 is modified to
incorporate recalibration. At each measurement instant, tmj , we measure the CUT
and the ROSC delays, denoted by DCa (tmj ) and D
R
a (tmj ), respectively. The KB and
KH values of the ROSC are recalibrated to K
R
j,B and K
R
j,H , respectively, based on the
methodology described in Case I of the previous section (Case II does not arise for
the ROSC since it has only one path). Similarly, by measuring the circuit, we apply
Theorem 4.1 to determine its KCj,B and K
C
j,H values in the interval [tmj , tmj+1). We then
modify Eq. (3.8) after each tmj as:
ξCj,B =
KCj,B
KRj,B
ξCj,H =
KCj,H
KRj,H
(4.7)
where ξCj,B and ξ
C
j,H are the recalibrated degradation ratios which need to be updated
in the LUT after each measurement instant, along with the actual CUT delay, DCa (tmj )
at tmj .
The above procedure updates the parameters used for the upper bound in [tmj , tmj+1).
Recall that this procedure is to be applied infrequently through the lifetime of the cir-
cuit. A more frequent operation is to measure the ROSC only, and to use the parameters
of the bound to estimate the CUT delay. We will now explain how this is performed.
Based on the ROSC measurement and the stored ROSC delay at time, tmj , we first
obtain the delay degradation of the ROSC in the interval between t and tmj as ∆D
R
B,j(t)
and ∆DRH,j(t) due to BTI and HCI aging, respectively, using the silicon odometer [3].
We then infer KRpost,B =
∆DRB,j(t)
∆fj(t)
and KRpost,H =
∆DRH,j(t)
∆gj(t)
from these measurements. We
then obtain the CUT delay degradation as:
∆DCpost,j(t) = K
C
post,B∆fj(t) +K
C
post,H∆gj(t)
= ξCj,BK
R
post,B∆fj(t) + ξ
C
j,HK
R
post,H∆gj(t) (4.8)
where KCpost,B and K
C
post,H correspond to, respectively, the KB and KH values of the
CUT delay trajectory after each measurement instant, which we infer from the frequent
ROSC measurements.
Note that these operations are similar to those in Sec. 3.1.2, except that the degra-
dation is relative to the delay at tmj , not t0. Hence, the estimated CUT delay with
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recalibration, DCpost(t), can be obtained by adding D
C
a (tmj ), the measured delay at
time, tmj , that is stored in the LUT, to ∆D
C
post,j(t).
4.2 Experimental Setup and Results
The ideas presented in this chapter were exercised on a set of representative circuits
from the ISCAS’89 [55], ITC’99 [56], and the IWLS’05 [57] benchmark suites. Similar
to the setup in the previous chapter, the benchmark circuits were synthesized using the
NanGate 45nm Open Cell Library [58]. Each gate within the library was characterized
for nominal delay, output slew and delay sensitivities to Vth variation of NMOS and
PMOS devices (for both rise and fall transitions) by transistor level HSPICE simulations,
and the circuits were synthesized using Synopsys Design Compiler [59]. The simulations
were carried out at 125◦C and 1.2V. Although we use the RD model for BTI aging in
our experiments to show the applicability of the proposed methodology, it is also valid
when BTI aging follows a logarithmic function of time, as described by the CT model.
The lifetime, tf , of each CUT has been assumed to be 10 years when both BTI and HCI
are significant [42], and we consider t0 = 0.
The difference between various manufactured circuits lies primarily in the variations
that they experience due to process and environment effects, and due to the different
SPAF values associated with their usage. As explained in Sec. 3.1.3, the impact of
process and environment variations is minimal, and hence, the primary difference lies
in the SPAF values. Some circuits may exercise a CUT frequently and correspond
to active SPAFs, while others may be used less often and may correspond to inactive
SPAFs. Therefore, we can use the SPAF value as a way to model how a circuit is
used in the field. In our experiments, the SP and AF of each gate input of the CUT
were assumed to be unity to emulate the worst-case workload. In a real workload, the
input SPs are typically biased towards 0 or 1; hence, to emulate such a workload, we
generated SPs from a bimodal distribution with peaks at SP = 0.1 and SP = 0.9, in
consistence with [60], and set the input AFs to 2s(1 − s), where s is the SP of that
input. To generate a sample of true delay values for the CUT over time, we generated
a sample of these input SPs and AFs, propagated them to internal nodes of the circuit,
and performed aging-aware STA on it using these SPAF values to simulate the aging
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of the circuit under an actual workload. The aging-aware STA engine was developed
in C++, and the experiments were performed on a 64-bit Ubuntu server with a 3GHz
Intel® Core™2 Duo CPU E8400 processor.
While we did not implement the method in silicon, our aging models are based
on approaches that are widely accepted in the reliability community, and have been
validated by other researchers using experimental silicon measurements.
4.2.1 Speed Wastage Factor
To observe the advantage of recalibrating the sensors, we first define a metric based on
the inherent pessimism of the worst-case workload assumption. For this, we perform
Monte Carlo simulations on the benchmark circuits with 500 sets of realistic SP and
AF values to obtain the temporal trends of their delays under 500 different workloads.
Each simulation corresponds to a sample of the realistic input SPs and AFs, propagated
throughout a circuit to generate SPs and AFs at internal nodes, and translated into a
delay degradation number for each gate. For the ith Monte Carlo run of a circuit, we
define its speed wastage factor (SWF), or, SWF(i, t), at time, t, expressed in percentage,
as:
SWF(i, t) =
Fi(t)−Fpre(t)
Fi(t) (4.9)
where Fpre(t) is the operating frequency set at the presilicon stage with a worst-case
workload assumption, and Fi(t) is the maximum frequency at which the circuit can
function correctly at time, t, without any timing violation, corresponding to the work-
load characterized by the ith Monte Carlo sample. If the exact workload of the CUT
was known, it could have been operated at Fi(t) which is greater than Fpre(t). However,
since the workload is unknown, the operating frequency is set to Fpre(t), considering a
worst-case aging scenario, so that the CUT is guaranteed to function correctly during
its lifetime under aging. The SWF is thus an indication of the performance margin left
on the table while assuming the worst-case workload on the CUT, and the lower the
SWF, the better is the performance of the CUT.
To observe the cumulative wastage over the entire lifetime of the CUT, we further
define a vector, SWF, whose ith element, SWF(i), is the sampled average of SWF(i, t)
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at time instants, t = tj , during the CUT lifetime, as:
SWF(i) =
1
n
n∑
j=1
SWF(i, tj), tj ∈ [t0, tf ] (4.10)
where i = 1, · · · , 500 corresponds to the 500 simulated workload scenarios.
The mean and range (minimum to maximum) of SWF of a set of benchmark circuits
without sensor recalibration, is depicted by the first set of bars in Fig. 4.4. This set of
bars correspond to a case where a single measurement is performed at the beginning of
lifetime of the CUT, i.e., the operating frequency is determined at the presilicon stage.
The average height of this set of bars is 8.78%. In other words, if the aging sensor is
calibrated assuming a pessimistic worst-case circuit workload, the circuit is operated
at a frequency that is, on average, 8.78% slower than its true capability, consuming
unnecessary power/area overheads. We aim to reduce this pessimism using the concept
of sensor recalibration by infrequent CUT delay measurements (Sec. 4.1).
4.2.2 Choice of Measurement Instants
The choice of the measurement instants during the lifetime of a circuit is crucial in
determining the extent of pessimism reduction. For various choices of a single measure-
ment instant, tm1 , over the lifetime of the circuit, we plot the statistics of SWF over
our Monte Carlo simulations for various benchmark circuits in Fig. 4.4, assuming the
same tf = 10 years for all circuits. In other words, we choose to perform recalibration at
a single instant, tm1 , through the entire 10-year lifetime, and observe the impact of this
choice on the average SWF in Fig. 4.4. For example, year=0 in the figure corresponds to
a (redundant) recalibration at the beginning of life, which means that no recalibration
is performed during the lifetime of the CUT, and only presilicon analysis is used to set
its operating frequency.
Although SWF is reduced for any tm1 > 0, there exists a global minimum in SWF
for a certain choice of the single measurement instant, which is at around 2 years in
Fig. 4.4.
We thus attempt to optimize the choice of the N measurement instants which will
minimize the SWF. Since we consider circuits with lifetime of 10 years, where both
BTI and HCI are prevalent, we heuristically choose the interval between the measure-
ment instants linearly in f(t) + g(t). For N measurement instants in (t0, tf ), the i
th
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Figure 4.4: Effect of the choice of tm1 on average SWF.
measurement instant, tmi , is thus obtained by solving the equation:
f(tmi) + g(tmi) =
(
i
N + 1
)
(f(tf ) + g(tf )) (4.11)
This nonlinear equation does not have a closed-form solution but can easily be solved
numerically using Mathematica [61]. For convenience, each solution, tmi , is rounded off
to the nearest half-year.
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Figure 4.5: Reduction in average SWF with number of measurement instants.
Using Eq. (4.11) to obtain the N measurement instants for N = 1, 2, 3, 4, and
assuming tf = 10 years for each circuit, we show the mean and range of SWF in Fig. 4.5.
The SWF is guaranteed to reduce monotonically in all cases, due to the intermediate
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true delay measurements of the CUT that refine the aging estimate, and for N = 4, the
average SWF is less than 1%. In almost all cases, a steep reduction is seen at N = 1.
The exception is the circuit, i2c, for which the reduction is less than other circuits. This
occurs because the recalibration scheme for i2c follows Case II in Theorem 4.1, i.e., it
fits the estimated delay curve between the actual delay at the current measurement
instant and the worst-case delay at the next. This case was depicted in Fig. 4.3 (right)
for N = 1 under one SPAF sample, corresponding to a specific workload. In general,
Case II is seen to rarely arise, except for small circuits such as i2c (with ∼ 500 gates):
in particular, for large circuits that have tens of thousands of gates, this scenario was
not observed.
Finally, N may be chosen depending on the desired amount of SWF reduction for
a particular CUT lifetime, tf . For example, in Fig. 4.5, the average SWF is already
reduced to below 1% for N = 4. Hence, increasing N beyond four does not provide
significant improvements in the SWF for the conditions assumed here.
We now examine the data from Fig. 4.5 in greater detail and focus on the error in
∆DCpost(t) instead of D
C
post(t) (which was incorporated in the SWF metric). This error
is quantified by the vector, E∆, whose i
th element, E∆(i), corresponds to the i
th Monte
Carlo run using a specific workload, averaged over time instants, t = tj , and expressed
as:
E∆(i) =
1
n
n∑
j=1
[
∆DC,ipost(tj)−∆DC,ia (tj)
∆DC,ia (tj)
]
, tj ∈ (t0, tf ] (4.12)
where ∆DC,ipost(tj) and ∆D
C,i
a (tj) are, respectively, the estimated post-silicon and actual
delay degradation of C, from t = t0 under the i
th workload.
Table 4.1 reports the statistics of E∆ for various values of N . For each circuit, we
show the mean and standard deviation of E∆ for N = 0, 1, · · · , 4. The N = 0 case
corresponds to the UofM model-based estimate where the sensors were calibrated based
on presilicon analysis only. The columns also show the vector of measurement instants,
TM , expressed in years (excluding t0), for each N based on Eq. (4.11) with tf = 10
years.
Consistent with prior observations, there is a significant error for the N = 0 case,
and this error is reduced as N is increased. However, the pessimism in the upper
bound is never completely removed, which is desired since this guarantees timing closure
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throughout the lifetime of the CUT.
To summarize, our first method based on the UofM bound provides a workable in-
dication of circuit aging with practically no extra effort on part of the designer and a
small power/area overhead. A one-time presilicon circuit characterization was used to
determine the degradation ratios, and subsequently ROSC measurements were trans-
lated to the circuit delay using these ratios. The second proposed method provides
a more accurate indication of aging, but requires extra overhead for the intermediate
CUT delay measurement and for updating the LUT, and could introduce minor delay
overheads (∼ 1% if the scheme in [47] is employed) in the near-critical paths of the
CUT due to the increased fanout load. Although this technique needs higher design
effort, the aging estimates obtained are more accurate compared to the first method.
However once the test infrastructure is in place, the runtime overhead is negligible for
this method since a couple of CUT measurements over 10 years are adequate to bridge
the gap in the SWF left by the UofM method.
4.3 Conclusion
In this chapter we have presented a technique to estimate aging in circuits due to
BTI and HCI, using on-chip ROSC-based sensors, and infrequent delay tests on the
monitored circuit. Since the presilicon analysis is built on the premise of worst-case
workload on a CUT, its aging estimate using the techniques from the previous chapter
can be further refined using infrequent post-silicon measurements performed directly
on the CUT to update the sensor calibration. The updated calibration factors, used in
conjunction with the post-silicon measurements on the sensor, can partially capture the
real workload of the CUT to yield more accurate aging estimates.
Chapter 5
Error Analysis in Unsigned
Multipliers
So far we have discussed techniques to estimate the unintentional errors arising due
to aging-related parametric failures in circuits to ensure reliability in safety-critical
applications. This chapter onwards, we will switch gear, and study the intentional
unreliability in circuits introduced through approximate computing for error tolerant
applications.
A vital ingredient of any methodology based on approximate design is a fast and ac-
curate procedure that can quantify the distribution of error injected into a computation
by an approximation scheme. The most common building blocks that are used to build
hardware for error-resilient computations are adders and multipliers. While existing
methods have made some progress in analyzing errors in adders [29–31, 62], design of
the approximate multipliers [32–35] still relies on error metrics from Monte Carlo sim-
ulations for performance evaluation since there are no known analytical methods that
can scalably and accurately analyze the error in multipliers.
In this chapter, we propose a novel algorithm, FEMTO: Fast Error Analysis in
Multipliers through TOpological Traversal, to efficiently quantify the errors in the
output of an approximate multiplier by determining their probability of occurrence.
The errors in approximate circuits which follow discrete asymmetric distributions [63],
are propagated through networks using a topological traversal, and FEMTO uses the
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frequency domain to reduce computation.
At the gate level of approximate circuit design, the error of a logic function can be
quantified by comparing the truth table of the approximate and exact implementations.
However, this is not scalable beyond a small number of inputs because the size of the
truth table grows exponentially with the number of inputs. Prior approaches that
attempt to overcome the computational bottleneck of error estimation can be classified
into two categories:
• Methods that estimate the range of error: These methods capture the range
of the error in approximate computation in terms of its minimum and maximum
value, and are primarily based on interval and affine arithmetic [29, 63–65]. The
runtime for such interval-based approaches increases exponentially when more in-
tervals are required for large ranges of signals, and they clamp the errors to max-
imum/minimum values in the range, thus often overestimating/underestimating
the actual erros.
• Methods that capture the statistics of the error distribution: These meth-
ods use the computationally intensive Monte Carlo simulations using millions of
random input vectors to obtain various quality metrics in an approximate com-
putation such as the error rate, error significance, average error, and mean square
error, to quantify the error in approximate systems [31,32,34,62,66,67].
In several scenarios, it is essential to determine the entire probability distribution
of error rather than certain quality metrics, e.g. for hypothesis testing in stochastic
sensor circuits [68] and for accuracy evaluation [34,35] of approximate circuits (which is
currently performed by exhaustive/Monte Carlo simulations). Our algorithm captures
the entire probability distribution of error, and is significantly faster than Monte Carlo
simulations. The advantage of obtaining an analytical expression for the error PMF
is that the error range, its statistics and percentiles can be easily deduced from the
cumulative distribution function (CDF), and this method can be used in lieu of the
time-intensive Monte Carlo simulations to evaluate performance of approximate circuits
in terms of their output quality.
Our algorithm is schematically represented in Fig. 5.1 on an N-bit × N-bit unsigned
multiplier. The statistics of the two N-bit operands A and B (i.e., the probability
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that they take on values 1 and 0) are provided as an input to our approach. The
multiplication process generates partial products (PP1, · · · , PPlast) as shown in the
figure, and the computation proceeds by successively adding each partial product to
the partial sum computed so far. Each such addition is performed by an array, Σ, of
approximate and/or exact full adders, and is characterized by an error PMF for the
adder array.
NxN Multiplier
Partial product 
generation
Σ 
Σ 
Σ 
2N-bit product, 
R+∆R
A B



PP1PP2PP3PPlast...
pmf(∆S1)
S1+∆S1
S2+∆S2
Slast+∆Slast
pmf(∆S2)
pmf(∆Slast)
pmf(A)
pmf(∆R)



FEMTO Framework
Convolve
Error distribution of Σ 
pmf(B)
Figure 5.1: Schematic of the FEMTO algorithm on an unsigned multiplier.
Our approach proceeds as follows:
1. We obtain the PMF of the error of each full adder (Section 5.1).
2. We use these PMFs to compute the PMF of ∆Si, the error introduced by the
approximate adders at the ith level, over the statistical distribution of inputs A
and B.
3. The total error introduced by the multiplication is the sum of the ∆Si variables.
We show that the PMF of the total error can be expressed as a convolution of
a weighted set of error PMFs for individual full adders, and demonstrate how
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this convolution is performed efficiently in the frequency domain in an intelligent
manner, avoiding an explosion in the number of terms in the frequency-domain
representation of the PMF (Section 5.2).
4. We enhance the speed of our algorithm by partitioning the N-bit operands into
K-bit slices (Section 5.3).
We experimentally validate our algorithm in Section 5.4 on a set of approximate mul-
tiplier schemes and demonstrate that it can achieve Monte Carlo-like accuracy, with a
very good runtime performance.
5.1 Characterizing the PMF of Full Adders
In principle, the PMF of any combinational structure can be characterized through its
truth table and the statistics of the inputs. However, the size of the truth table increases
exponentially with the size of the input space, and such a direct characterization is im-
practical for a multiplier. Hence, we work with a fundamental unit that can reasonably
be characterized – in this case, a full adder (FA) – and develop the error PMF for the
multiplier hierarchically. Specifically, the error PMF of a single adder is used to obtain
the error PMF of each row of FAs that sums the partial products, and finally the error
distribution of the entire approximate multiplier. This section explains how we use the
input distribution and Boolean function of an FA to obtain its output error distribution.
Let us explain our approach with the example of an approximate FA, appx1 from [1],
shown in Fig. 5.2. The truth table of its output, Sum, as compared against the exact
output, Sum0, is also shown in the figure. The inputs, a, b and c, are modeled as
random variables with a known distribution, and the error injected by the multiplier is
denoted as ∆Sum. Since the inputs are binary, we represent their probability of being
1 as pa, pb and pc, respectively. Similarly, p
′
x = 1−px, (x = a, b, c), are the probabilities
of a, b and c, respectively, to be 0. The PMF of the resultant sum (Sum) combining
both the output bits, s and cout, and the PMF of the error (∆Sum) in the resultant
sum are defined by fSum(n) and f∆Sum(n), respectively.
If the inputs are independent, and represented by an identical uniform distribution
(pa=pb=pc=0.5), then f∆Sum(n) and fSum(n) can trivially be obtained from the truth
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Figure 5.2: Full adder (FA) with the associated truth table (appx1 from [1]).
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Figure 5.3: Output signal and error distribution for the appx1 adder from [1].
table, and are depicted in the two plots in Fig. 5.3. For example, the PMF of ∆Sum
can be computed by observing that it takes the value 0 in six of eight entries in the
truth table, and the values −1 and 1 in the remaining two entries. When the inputs
are equiprobable, this leads to the PMF shown here. The PMFs in the figure can
equivalently be represented as a weighted sum of discrete Kronecker delta functions as:
f∆Sum(n) =
6
8
δ(n) +
1
8
δ(n− 1) + 1
8
δ(n+ 1) (5.1)
fSum(n) =
2
8
δ(n) +
1
8
δ(n− 1) + 4
8
δ(n− 2) + 1
8
δ(n− 3) (5.2)
The coefficients of the delta functions in Eqs. (5.1) and (5.2) are the PMF values of
the associated random variable (∆Sum or Sum) and are the length of the stems in
Fig. 5.3. When the inputs are not equiprobable, the coefficient of δ(n− k) in the PMF
of a random variable is the probability of the variable to be k; hence, assuming the
inputs to be independent, the coefficients can also be expressed as functions of pa, pb
and pc as shown in Tables 5.1 and 5.2.
For a general approximate FA, ∆Sum can range from −3 to 3, as the two output
bits may have error of any of −1, 0 or 1 (although for the appx1 adder shown in Fig. 5.2,
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Table 5.1: PMF of the FA output.
n fSum(n)
0 p0 = p
′
ap
′
bp
′
c + pap
′
bp
′
c
1 p1 = p
′
ap
′
bpc
2 p2 = p
′
apb + pap
′
bpc + papbp
′
c
3 p3 = papbpc
Table 5.2: PMF of the errors in FA output.
n f∆Sum(n)
-1 e−1 = pap′bp
′
c
0 e0 = 1− pap′bp′c − p′apbp′c
1 e1 = p
′
apbp
′
c
it only ranges from −1 to 1). Hence, the PMF of ∆Sum and Sum can, in general, be
expressed as a sum of Kronecker delta functions as:
f∆Sum(n) =
∑3
i=−3 eiδ(n− i) (5.3)
fSum(n) =
∑3
i=0 piδ(n− i) (5.4)
where the pis and eis are expressed as functions of pa, pb and pc similar to Tables 5.1 and
5.2, respectively, and can be computed by substituting the values from the knowledge
of the input distribution.
5.2 Overview of the FEMTO Algorithm
Consider a 4-bit×4-bit array multiplier with operands, A (a3a2a1a0) and B (b3b2b1b0),
as shown in Fig. 5.4. The full adders in the array are each indexed as FAij , where i
corresponds to the row number, starting from the top, and j to the position of the FA in
the row, starting from the least significant bit (LSB), as shown in Fig. 5.4. The output
of a single adder, FAij , is modeled as the random variable, Sumij = Sumij,0 +∆Sumij ,
where Sumij,0 is the true sum (corresponding to an exact FA), and ∆Sumij is the error
due to the approximate addition, similar to the example of the FA in Fig. 5.2.
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Figure 5.4: Structure of a 4-bit×4-bit array multiplier.
Before proceeding further, let us comment on the input data distribution, and our
assumptions regarding the correlation between the various Sumij random variables.
Although we assume the inputs, A and B, to be independent random variables, their
distribution is a user-input (and can be any arbitrary distribution) from which the signal
probability, pai and pbi , of each input bit, ai and bi, respectively, can be inferred. In
addition to the error PMF, FEMTO has the capability to produce the output PMF
(signal probability of the output bits of the multiplier), which can be used as input
signal probability in subsequent multipliers within a data flow graph. Thus FEMTO
can propagate the probability distribution of the data from input to the output of the
multiplier. Additionally, within the multiplier, we consider the correlation between the
s and cout bits of any adder by combining them into a two-bit output, Sum, and the
corresponding error, ∆Sum, both expressed in decimal, with their PMF characterized
by similar methods as Tables 5.1 and 5.2, respectively. This technique captures the
most important correlation which is the interdependence of the two output bits of any
adder within the multiplier array. Although we ignore the correlations between the
outputs of different adders by considering Sumijs to be independent random variables,
48
this assumption does not affect the quality of our results since correlations due to
reconvergent fanout tend to be diluted as the logic depth of the reconvergent fanout
paths increases. Finding the error PMF for the multiplier array involves three steps:
• Step 1: determining the input probabilities for all inputs of each individual FAij ,
and using the approach in Section 5.1 to compute the PMF of ∆Sumij ,
• Step 2: finding the PMF of the error, ∆Si, introduced by the ith row of the multiplier
array, and
• Step 3: finding the PMF of the entire multiplier, i.e., the PMF of the sum of the
∆Si variables over all rows, i.
Step 1: The first step simply involves probability propagation within a Boolean net-
work, and we use established techniques for this purpose [69]. Based on this, we obtain
the PMF of ∆Sumij , denoted by f∆Sumij (n), as a sum of delta functions similar to
Eq. (5.3).
Step 2: Next, we determine the error in the partial product accumulation, ∆Si, in the
ith row, which is the total error resulting from an array of N − 1 approximate FAs, as
depicted in Fig. 5.4 for N = 4. For each row, i ∈ {1, · · · , N}, a simple analysis yields:
∆Si =
N−1∑
j=1
2i+j−1∆Sumij (5.5)
Since we consider the ∆Sumij random variables to be independent
1 , we can utilize
the fact that the PMF of sum of independent random variables equals the convolution
of the PMF of those random variables. hence, the PMF of ∆Si can be expressed as:
f∆Si(n) =
N−1⊗
j=1
f2i+j−1∆Sumij (n) (5.6)
where
⊗
is the convolution operator, applied here to convolve N − 1 operands, and
f2i+j−1∆Sumij (n) is the PMF of the random variable, 2
i+j−1∆Sumij .
If the absolute value of the largest output error of FAij is M (e.g., M = 1 for the
appx1 FA in Section 5.1), then using Eq. (5.3),
f2i+j−1∆Sumij (n) =
M∑
k=−M
e
(ij)
k δ(n− 2i+j−1k) (5.7)
1 The assumptions are also borne out by results.
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where e
(ij)
k is the probability of ∆Sumij to be k, and the superscript, (ij), indicates the
position in the error-producing FA in the multiplier array.
Step 3: The error, ∆R, in the multiplier output is simply the sum of the errors, ∆Si,
over all N rows. Assuming the ∆Si random variables to be independent, we obtain the
error PMF of the multiplier result, f∆R(n), by convolving the f∆Si(n) PMFs:
f∆R(n) =
N⊗
i=1
f∆Si(n) =
N⊗
i=1
N−1⊗
j=1
f2i+j−1∆Sumij (n) (5.8)
We implement the following techniques to solve the above convolution problem to
obtain the PMF of error in the final product:
1. Use the Z-transform [70] to convert the convolution into a friendlier multiplication
in the frequency domain, yielding a polynomial in z. This polynomial can have
exponential number of terms, and special techniques are required to manage the
cost of working in the transform domain.
2. Use the inverse fast Fourier transform (IFFT) [70] to infer the PMF of ∆R from
the polynomial obtained in the previous step.
In the next two subsections, we explain each of these techniques in detail.
5.2.1 Convolution using the Z-transformed Domain
According to the principles of transform calculus, the Z-transform of a convolution of
multiple functions in the original domain is equivalent to the product of the Z-transforms
of those individual functions in the transform domain. Hence, we can represent F∆R(z),
the Z-transform of f∆R(n) in Eq. (5.8), as:
F∆R(z) =
N∏
i=1
N−1∏
j=1
F2i+j−1∆Sumij (z) (5.9)
where F2i+j−1∆Sumij (z), is the Z-transform of the PMF, f2i+j−1∆Sumij (n). Applying the
Z-transform to both sides of Eq. (5.7),
F2i+j−1∆Sumij (z) =
M∑
k=−M
e
(ij)
k z
−2i+j−1k (5.10)
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Substituting Eq. (5.10) in Eq. (5.9), we can rewrite F∆R(z) as:
F∆R(z) =
N∏
i=1
N−1∏
j=1
(
M∑
k=−M
e
(ij)
k z
−2i+j−1k
)
(5.11)
= z−E
2E∑
i=0
aiz
i (5.12)
= z−Eφ(z) (5.13)
where ∆R ranges from −E to E, with E = (2N−1 − 1)(2N − 1)M , and the ais are
the coefficients of the polynomial in z, denoted by φ(z) in Eq. (5.13). The derivation
of E has been deferred to Appendix B for better readability. Performing the inverse
Z-transform of Eq. (5.12), we obtain:
f∆R(n) =
2E∑
i=0
aiδ(n+ i− E) (5.14)
Hence, ai is the probability of the error, ∆R, to be −(i−E). Thus finding the PMF of
the error reduces to the problem of finding the coefficients, ai, in φ(z)
(
=
∑2E
i=0 a
izi
)
,
which is a polynomial of degree 2E with non-negative coefficients.
While this scheme presents a clear picture of our computation scheme, the cost of
a direct implementation of this idea is prohibitive. The most expensive step is the
determination of the coefficients, ai, by multiplying the terms in Eq. (5.11).
5.2.2 Inverse Fast Fourier Transform to infer the Error PMF of Mul-
tipliers
In this subsection, we present a method for efficiently computing the ai coefficients in
Eq. (5.14).
So far we have worked in the Z-transform domain to formulate the error PMF equa-
tion, F∆R(z). Let us now consider discrete Fourier domain to determine the coefficients,
ai, in φ(z) from Eq. (5.13), by using their Fourier-transformed values followed by per-
forming inverse fast Fourier transform (IFFT). This interchange of domains is possible
since, by definition, Z-transform is equivalent to the discrete time Fourier transform
(DTFT) when the magnitude of |z| = 1 [70].
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We begin by observing that the DTFT of the sequence, {a0, a1, · · · , a2E}, is given
by the Fourier coefficients,
Ak =
2E∑
i=0
ai exp
(
−j 2piik
2E + 1
)
=
2E∑
i=0
aiz
i
k (5.15)
where j =
√−1 and zk = exp
(
−j 2pik2E+1
)
. It is interesting to note that the values of zk
are the reciprocal of the (2E + 1)th complex roots of unity.
Therefore, if we take φ(z) in Eq. (5.13) and substitute z = zk, for the reciprocal of
each of the (2E + 1)th complex roots of unity, we obtain the Fourier coefficient, Ak. In
other words,
Ak = φ(zk) = z
E
k
N∏
i=1
N−1∏
j=1
(
M∑
k=−M
e
(ij)
k z
−2i+j−1k
k
)
(5.16)
This provides us with the discrete Fourier coefficients of the sequence of ais, which are
then obtained by performing inverse discrete time Fourier transform (IDFT) of the Ak
values as:
ai =
1
2E + 1
2E∑
k=0
Akexp
(
j
2piik
2E + 1
)
(5.17)
To compute the IDFT in Eq. (5.17) efficiently, we use the IFFT to obtain the values of
the ais. As explained in the previous subsection, obtaining the ais directly provides the
PMF of the error, ∆R, in the multiplier output.
5.3 Enhancing Efficiency of FEMTO
The error PMF obtained by the FEMTO algorithm provides probability of occurrence
of errors with unit-granularity. In other words, we obtain f∆R(n) in (5.14), for each
integer value of n within the error range, i.e., with unit spacing between successive
values of n.
To enhance efficiency, we propose to process the multiplication by partitioning each
of the N -bit operands, A and B, in an N -bit×N -bit multiplier, into K-bit slices. The
product of A and B is obtained using the results of K2 N/K-bit×N/K-bit multipliers
as shown in Fig. 5.5. We call this the partitioned-granularity approach of obtaining
the PMFs.
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Figure 5.5: An N -bit×N -bit multiplier from N/K-bit×N/K-bit multipliers.
We then process the computation hierarchically. Instead of an FA, as in the previous
section, we now use an N/K-bit×N/K-bit multiplier as the fundamental unit. However,
while the PMF of an FA can be exactly characterized through the truth table, this is
not the case for the N/K-bit×N/K-bit multiplier; instead, we use the approach in
Section 5.2 to obtain this PMF. Characterizing the PMF of the N/K-bit×N/K-bit
multiplier requires two types of input data: the error distribution of the FAs, which is
provided in Section 5.1, and the PMFs of the inputs to the multiplier, which is computed
using the probability propagation algorithm in Step 1 of Section 5.2 (note that these
probabilities are cheap to compute, and do not change whether we use this hierarchical
scheme or the previous “flat” scheme).
Given the PMF of the N/K-bit×N/K-bit multiplier as the fundamental block, the
scheme in Section 5.2 can now be used to find the PMF of the multiplier error.
Practical runtime enhancement of FEMTO: The error range, −EK to EK (EK∼22N/K),
of the N/K-bit×N/K-bit multiplier, can be grouped or “binned” into P windows for
further runtime enhancement of FEMTO, where P is chosen empirically. This idea is
best explained with an example in Fig. 5.6. If the output error in the N/K-bit×N/K-
bit multiplier is represented by the random variable, ∆R, with EK = 15, and the PMF
of ∆R is f∆R(n), then we can group ∆R into P = 5 windows to obtain the binned
version of the PMF, f∆R,bin(n) with fewer data points.
There is a trade-off between the computational effort, and the accuracy of the PMF
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Figure 5.6: An error PMF (not to scale) with unit-granularity (left) and its binned
version into five windows (right).
obtained by this approach. While the algorithm speeds up by
(
2EK
P
)
X, inaccuracy is
introduced due to the representation of 2EKP error values by a single value. Therefore,
P should be chosen depending on the value of EK to maintain an acceptable runtime-
accuracy trade-off.
5.4 Experimental Setup and Results
We implement FEMTO in MATLAB R2010b in a 2.53 GHz Intel Core i3 CPU with
4Gb RAM and 64-bit Windows 7 OS, and present the results relating to approximate
unsigned multipliers. The approximate adders that constitute the multipliers are the
various transistor level approximations of the mirror adders [1], the Boolean expressions
of which are mentioned in Table 5.3 for the two outputs, s and cout, and inputs, a, b
and c.
Table 5.3: Five versions of approximate adders from [1].
Approximate version s cout
appx1 a¯b¯c+ abc abc+ abc¯+ ab¯c+ a¯bc+ a¯bc¯
appx2 cout ab+ a¯bc+ ab¯c
appx3 cout abc+ abc¯+ ab¯c+ a¯bc+ a¯bc¯
appx4 a¯b¯c+ a¯bc+ abc a
appx5 b a
Since in practice, no more than ∼50% of the resultant bits are usually approximated
to maintain accuracy [1,34], we use a similar strategy to approximate different number
adders to implement the multipliers. We obtain the PMF of the errors normalized to the
dynamic range of the output of the approximate multiplier. The normalization factor,
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R, is the total range (difference of maximum and minimum values) of the output when
the multiplier is implemented using different combinations of approximate and accurate
adders. The outputs are obtained by performing 2000 Monte Carlo logic simulations
on the approximate multiplier. Such a normalization step is necessary since the same
magnitude of error may have different levels of severity depending on the magnitude of
the product.
First, we present the results for the combination of approximate and accurate adders
to construct the multipliers, such that exactly 50% of the product bits from the LSB
position are approximate. Referring to Fig. 5.4, this means that for the 4-bit×4-bit
multiplier, the resultant bits, R1, · · · , R4, are approximate and the rest are exact. The
LSB, R0, is exact since it is not produced by any adder and is simply the output of
an AND gate. In general, for an N×N multiplier, to approximate 50% of the LSBs
in the product, N − i LSB adders in the ith row of the adder array in each partial
product accumulation level should be approximate, with the rest being accurate, for
i = 1, · · · , N .
We implement FEMTO on 6-bit×6-bit, 8-bit×8-bit, and 16-bit×16-bit approximate
multipliers. While the error PMFs for 6-bit×6-bit and 8-bit×8-bit are obtained by
the unit-granularity approach, the error PMF for 16×16 multiplier is obtained by the
partitioned-granularity approach using K = 2, i.e., using the results of the 8-bit×8-
bit multiplier, and P = 32 windows to enhance the practical runtime, as explained in
Section 5.3.
We compare the mean and standard deviation of the error PMFs obtained by
FEMTO and Monte Carlo simulations using the absolute value of the normalized per-
centage error in mean and standard deviation, ∆µnorm and ∆σnorm, respectively, defined
as:
∆µnorm = 100× |µFEMTO − µMC |R (5.18)
∆σnorm = 100× |σFEMTO − σMC |R (5.19)
where µFEMTO (µMC) and σFEMTO (σMC) are the mean and standard deviation of the
error PMF of each multiplier obtained by FEMTO (Monte Carlo simulation), respec-
tively, and R is the normalizing factor defined earlier. We summarize the ∆µnorm and
∆σnorm values, respectively, in Tables 5.4 and 5.5, corresponding to the error PMFs
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of the 6×6, 8×8, and 16×16 approximate multipliers (with 50% of the product bits
approximated).
Table 5.4: Normalized percentage error in estimated mean (∆µnorm) of PMF obtained
by FEMTO compared against Monte Carlo simulation.
Multiplier →
6-bit×6-bit 8-bit×8-bit 16-bit×16-bit
Adder ↓
appx1 0.23 0.12 0.12
appx2 0.09 0.06 0.41
appx3 0.14 0.13 0.67
appx4 0.01 0.01 0.02
appx5 0.02 0.02 0.26
Clearly, the error is less than 1% as observed by the ∆µnorm and ∆σnorm values
for all the approximate multipliers (with different versions of the approximate adders)
considered here. This indicates that the error statistics obtained by FEMTO are very
similar to those obtained by the Monte Carlo simulations.
Table 5.5: Normalized percentage error in estimated standard deviation (∆σnorm) of
PMF obtained by FEMTO compared against Monte Carlo simulation.
Multiplier →
6-bit×6-bit 8-bit×8-bit 16-bit×16-bit
Adder ↓
appx1 0.10 0.06 0.26
appx2 0.00 0.01 0.26
appx3 0.01 0.04 0.03
appx4 0.38 0.11 0.03
appx5 0.44 0.18 0.31
Next, we consider cases when different percentages (45%, 50% and 55%) of LSBs are
approximate in the product, and present the error CDFs of the 8-bit×8-bit multipliers
as an example. Each column of subplots in Fig. 5.7 corresponds to a specific number
of approximate bits in the 16-bit product of the 8-bit×8-bit multiplier. The numbers,
7, 8 and 9 bits, respectively, correspond to 45%, 50% and 55% of the 16-bits being
approximated. Each row of subplots in Fig. 5.7 corresponds to the type of adders
from Table 5.3 used to implement the approximate multiplier. The plot labeled True
represents the CDF obtained by 2000 Monte Carlo simulations, and is assumed to be
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the reference or golden CDF. The red plot labeled Estimated is the CDF obtained by
FEMTO.
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Figure 5.7: CDF of the normalized error for 8-bit×8-bit multipliers with different per-
centages (45%, 50% and 55%) of approximate LSBs in the product. The adders in
(a)-(e) correspond to those from Table 5.3.
As expected, the errors are reduced with fewer approximate bits in the product.
Additionally, we observe that the PMFs obtained by FEMTO are very close to those
obtained by Monte Carlo simulation for different levels of approximation in the multi-
plier (as seen across each row of subplots in Fig. 5.7). Hence, for the various approximate
multipliers considered here, FEMTO can predict the error distribution with accuracy
comparable to Monte Carlo simulations.
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To compare with one of the existing approaches of obtaining error PMF in approx-
imate circuits, we also generate the error PMF of the multipliers using the modified
interval arithmetic (MIA) based approach [63]. The authors of [63] had reported MIA
to be very efficient in terms of runtime and storage complexity. Hence, we compare our
approach with the MIA-based one. The multipliers are approximated such that 50% of
the product LSBs are approximate, and the rest are accurate.
We compare the accuracy of the PMFs obtained by both FEMTO and MIA (imple-
mented based on [63]), by observing the Hellinger distance [71] from the corresponding
PMFs obtained from Monte Carlo simulations. Hellinger distance is a well-known metric
to compare probability distributions, and is defined as:
Hellinger distance =
1√
2
√√√√∑
all n
(√
fˆ(n)−
√
f(n)
)2
(5.20)
where fˆ(n) and f(n) are the estimated and the true (Monte Carlo) PMFs, respectively.
The factor,
√
2, ensures that this distance ranges from 0 to 1. We plot the Hellinger
distances of the error PMFs obtained by FEMTO and MIA for the 6-bit×6-bit and 8-
bit×8-bit multipliers in Fig. 5.8, from the PMFs obtained by Monte Carlo simulations.
The smaller the distance, the closer is the estimate to the true PMF; thus clearly our
approach yields more accurate PMFs compared to the MIA-based ones as seen by the
lower values of the Hellinger distance for the approximate multipliers considered here.
The runtime to obtain the PMFs are summarized in Table 5.6. The 16-bit×16-bit
multiplier did not finish computation within 3600 seconds which was set as the maximum
observation time using the MIA-based approach, and hence, its runtime is labeled timed
out in the table for all approximate versions of the adders.
Table 5.6: Runtime comparison to obtain the error PMFs.
Multiplier → 6-bit×6-bit 8-bit×8-bit 16-bit×16-bit
Adder ↓ FEMTO MIA FEMTO MIA FEMTO MIA
appx1 0.8s 6.6s 14.5s 174.2s 363.8s timed out
appx2 0.7s 9.3s 14.0s 265.1s 364.6s timed out
appx3 0.8s 9.7s 13.9s 257.5s 365.3s timed out
appx4 0.8s 9.6s 14.4s 263.3s 369.9s timed out
appx5 0.6s 10.1s 8.9s 293.5s 362.5s timed out
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Figure 5.8: Hellinger distance between Monte Carlo-generated PMF, and PMFs ob-
tained by FEMTO and our implementation of MIA for (a) 6-bit×6-bit, and (b) 8-
bit×8-bit multipliers.
Clearly, not only is the accuracy of our method higher than MIA, but also the
runtime shows excellent improvements. In conclusion, although MIA can quantify the
error PMFs, due to the above reasons of inaccuracy and poor runtime, it has not been
implemented yet in any multiplier design.
Our approach is thus superior to the existing approaches to quantify the error PMF,
and can be incorporated into the multiplier design framework to speed up the perfor-
mance evaluation process.
5.5 Conclusion
We have proposed a fast algorithm to analytically obtain the error PMF in an unsigned
multiplier. The algorithm has been implemented to obtain error PMFs in different
types and sizes of approximate multipliers comprising of transistor-level approximate
adders. We have validated the results of our algorithm against Monte Carlo simulations,
in terms of the various statistics and the error CDFs. The ease with which the PMF
can be obtained will help approximate circuit designers to use FEMTO in an optimiza-
tion framework to evaluate the circuit performance, and design low power approximate
systems within a specified error tolerance.
Chapter 6
Generalized Error Analysis in
Approximate Circuits
As explained in the previous chapter, a vital ingredient of any methodology based on
approximate design is a fast and accurate procedure that can quantify the error injected
into a computation by an approximation scheme. While earlier we had quantified the er-
ror PMFs in stand-alone unsigned approximate multipliers using the Fourier transform,
here we extend the ideas to quantify error PMFs of approximate arithmetic circuits in
general, implementing signed operations.
Conventionally, Monte Carlo simulation based approaches have been used to quantify
error PMFs in approximate circuits. The look-up table and error composition based
approach documented in [66] considers adders as the only arithmetic units in a circuit.
While [72] proposes a technique for modeling operation-level error PMFs (in adders and
multipliers) similar to our approach in the previous chapter, they do not explore the
error propagation through a circuit, and only consider specific cases when the inaccuracy
in output is due to the error generated at the operators. The ideas presented in this
chapter, are capable of handling both adders (and subtractors) and multipliers, and
computes the total error PMF in an approximate circuit considering both, the errors
generated at each approximate operation, and propagated through other operations to
the primary outputs of the circuit.
The input to our algorithm is the data flow graph of a circuit, represented as a
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directed acyclic graph (DAG) whose nodes correspond to arithmetic units that can
potentially be approximated, and whose edges indicate the connections between these
units, as explained in Section 6.1. Since the most common circuits that are used to build
hardware for error-resilient computations are adders [1,29–31,62] and multipliers [32–35],
we consider these two operations within the approximate DAGs for our analysis in this
chapter. The results can be extended to DAGs whose nodes contain subtractors and
dividers as well since they can all be realized using adders and multipliers [36].
We consider signed operations using the two’s complement representation, where
approximation is introduced in each node by simplifying the logic function of the con-
stituent full adders (FA) [1] of a fixed-width adder or multiplier array within the DAG
under study. The Boolean function of the simplified FAs is also an input to our ap-
proach, along with the statistics of the operands to each node connected to primary
inputs of the DAG. Our approach proceeds as follows:
1. For an FA, we obtain the PMF at the output, and the error in the the output
as impulse functions from its truth table that can be computed using its Boolean
function (Section 6.2).
2. Next, we use the above PMFs to compute the PMF of error generated at each
approximate node of a circuit (Section 6.3). Specifically,
• For adders, the operation proceeds through an array of approximate and/or
exact FAs and the error generated in an approximate adder is the weighted
sum of errors generated within the approximate FAs in the array.
• For multipliers, the operation proceeds by generating partial products and by
successively adding each partial product to the partial sum computed so far.
Each such addition is performed by an array of approximate and/or exact
FAs, and the error generated in the approximate multiplier is the weighted
sum of errors within these adder arrays.
We show that the PMF of the error generated at each node can be expressed as a
convolution of a weighted set of error PMFs for individual FAs, and demonstrate
how we perform this convolution efficiently in the frequency domain using the
Fourier transform [70] on the PMFs.
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3. Since the error at the output of a node within a DAG consists of both the gen-
erated error (explained in the previous step) and the error that is propagated
from its inputs, we next obtain the PMF of such propagated errors, using suitable
assumptions regarding the statistics of the inputs, and the errors in the inputs.
• The error propagation through adders is implemented by adding the errors
in its inputs, which translates to convolution of the input error PMFs in
the frequency domain. We use the Fourier transform to efficiently solve this
convolution problem.
• The error propagation through multipliers proceeds by adding the products
of error in one input with the true value of the other input. We propose a
novel technique by using the Mellin transform [37], followed by the Fourier
transform, to obtain the PMF of the propagated error in such cases.
Finally, we combine the PMF of generated and propagated errors at the output
of each node of a DAG, and through a topological traversal of the entire DAG, we
compute the PMF of error at its primary outputs (Section 6.4).
We present the results of error PMF computation for representative DAGs [2] in
Section 6.5 demonstrating the Monte Carlo-like accuracy of our method.
6.1 A DAG Model for an Approximate Circuit
An approximate circuit represented as a DAG can be illustrated in Fig. 6.1, and each
node implements a fixed-width signed operation. Since a circuit may be used in a variety
of user conditions (inputs vectors, voltage, temperature, etc.), to ensure its robustness,
the inputs to an approximate circuit are typically considered as random variables [1,73]
whose distribution depends on the type of application the circuit is used for. As a result,
the output is also a random variable, and so is the error in the output introduced due
to approximations in the circuit. A schematic of both the input and output PMFs are
also depicted in Fig. 6.1.
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Figure 6.1: Representation of a DAG with approximate operations, producing erroneous
outputs which can be characterized by PMFs.
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Figure 6.2: Representation of y approximate LSBs, where the subscript, i, refers to the
values at the ith bit position.
Let us zoom into a node in Fig. 6.1, and consider a circuit representing the arith-
metic operation associated with it, having two N -bit operands, A(aN−1, · · · , a0) and
B(bN−1, · · · , b0), producing an output, C(cN−1, · · · , c0), as illustrated in Fig. 6.2. Since
an approximate implementation of the hardware unit yields the benefit of using fewer
resources [22] than its exact counterpart, typically some of the LSBs can be allowed to
be erroneous, as this introduces a limited level of approximation. Hence, the hardware
connected to y LSBs, as shown in the example in Fig. 6.2, is approximate, while that
connected to the (N − y) most significant bits (MSBs) is accurate. Clearly, the higher
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the value of y, the greater are the power savings due to the imprecise hardware, although
the error is also higher.
If the error due to the y approximate LSBs is e, then e can range from −(2y − 1) to
(2y − 1), and its exact value depends on the inputs. Typically inputs are assumed to be
random variables following a known distribution (e.g., uniform or normal) as represented
schematically in Fig. 6.1. Hence, e, being a function of these inputs, is a random variable
as well. Additionally, the output of this node is also a random variable, whether or not
this node is approximated, since the inputs are modeled as random variables. Since the
operands are all discrete in nature, we refer to their distributions as PMFs, as illustrated
in Fig. 6.1. To obtain the error PMF at the primary outputs of the DAG, we also need
the PMFs of the actual outputs at each internal node since they are inputs to successive
nodes within the DAG. Hence, our proposed approach characterizes the PMF of the
output, as well as the error in the output of a DAG whose nodes are candidates for
approximation.
6.2 Output Distribution of Full Adders
In principle, the output distribution of any combinational structure can be character-
ized through its truth table and the statistics of the inputs. However, the size of the
truth table increases exponentially with the size of the input space, and such a direct
characterization is impractical for a multi-bit adder or a multiplier. Hence, we work
with a fundamental unit that can reasonably be characterized – in this case, an FA –
and develop the error PMF for a multi-bit adder and multiplier hierarchically. Specif-
ically, for an adder, the error PMF of a single FA is used to obtain the error PMF of
the output, and for a multiplier, the error PMF of a single FA is used to obtain the
error PMF of each row of FAs that sums the partial products, and finally the error
distribution of the entire approximate multiplier. This section explains how we use the
input distribution and Boolean function of an FA to obtain its output and output error
distribution.
Let us explain our approach with the example of an approximate FA, appx1 from [1],
shown in Fig. 6.3. The single-bit inputs are α, β and γ, and the outputs are c and s,
which are combined as the two-bit output, Sum. The error injected by the adder is
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denoted by ∆Sum. Since we will be analyzing signed operations, for the FA in the MSB
position, we also observe the error, ∆s, injected in the sign bit, which corresponds to
the sum bit of this FA. Hence, the truth table in Fig. 6.3 lists the outputs, s, c, and the
combined Sum, along with the exact outputs, st and Sumt. The inputs are modeled as
random variables with a known distribution. Since the inputs are binary, we represent
their probability of being 1 as pα, pβ and pγ , respectively, also known as the signal
probability of those inputs. Similarly, p′x = 1− px, (x = α, β, γ), are the probabilities of
α, β and γ, respectively, to be 0. The PMF of the adder output, Sum, combining both
the output bits, s and c, and the PMF of the error, ∆Sum, in the result, are defined
by fSum(n) and f∆Sum(n), respectively. Since we also need to compute the PMF of the
error, ∆s, in the sum bit, s, if the FA is at the MSB in an adder or a multiplier array,
we denote its PMF by f∆s(n).
FA
sc
Sum=2c + s
𝛼 𝛽𝛾
Sum= Sumt+ ∆Sum
𝛼 𝛽 𝛾 c s st ∆s Sum Sumt ∆Sum
0 0 0 0 0 0 0 0 0 0
0 0 1 0 1 1 0 1 1 0
0 1 0 1 0 1 -1 2 1 1
0 1 1 1 0 0 0 2 2 0
1 0 0 0 0 1 -1 0 1 -1
1 0 1 1 0 0 0 2 2 0
1 1 0 1 0 0 0 2 2 0
1 1 1 1 1 1 0 3 3 0
s= st + ∆s
Figure 6.3: Full adder (FA) with the associated truth table (appx1 from [1]).
𝑓∆#(𝑛) 𝑓∆'()(𝑛)
𝑛 𝑛
(a)
-2  -1  0  1  2
(b)
-2  -1  0  1  2
28
4868 18
68 18
𝑓'()(𝑛)
𝑛
(c)
-3  -2 -1  0  1  2   3
28 18 18…… … … ……
Figure 6.4: Output signal and error distribution for the appx1 adder from [1].
If the inputs are independent, and represented by an identical uniform distribution
(pα=pβ=pγ=0.5), then f∆s(n), f∆Sum(n), and fSum(n) can trivially be obtained from
the truth table, and are depicted in the three plots in Figs. 6.4(a)–(c). For example,
the PMF of ∆Sum can be computed by observing that it takes the value 0 in six of
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eight entries in the truth table, and the values, −1 and 1, in the remaining two entries.
When the inputs are equiprobable, this leads to the PMF shown in Fig. 6.4(b). The
PMFs in the three figures can equivalently be represented as a weighted sum of discrete
Kronecker delta functions as:
f∆s(n) =
6
8
δ(n) +
2
8
δ(n+ 1) (6.1)
f∆Sum(n) =
6
8
δ(n) +
1
8
δ(n− 1) + 1
8
δ(n+ 1) (6.2)
fSum(n) =
2
8
δ(n) +
1
8
δ(n− 1) + 4
8
δ(n− 2) + 1
8
δ(n− 3) (6.3)
The coefficients of the delta functions in Eqs. (6.1), (6.2), and (6.3) are the PMF values
of the associated random variables (∆s, ∆Sum, and Sum), and are the length of the
stems in Fig. 6.4. For a general approximate FA, ∆s can range from −1 to 1 since it
is the error in the single bit variable, s. Similarly, ∆Sum can range from −3 to 3, as
the error within the two output bits may be any of −1, 0 or 1, while the value of Sum
ranges from 0 to 3. It is to be noted that for the appx1 adder shown in Fig. 6.3, ∆s and
∆Sum only range from −1 to 0 and −1 to 1, respectively.
Table 6.1: PMFs associated with of the FA output (Sum) and output errors (∆s and
∆Sum).
n f∆s(n) = xn f∆Sum(n) = en fSum(n) = pn
-1 p′αpβp′γ + pαp′βp
′
γ pαp
′
βp
′
γ −−
0 1− p′αpβp′γ − pαp′βp′γ 1− pαp′βp′γ − p′αpβp′γ p′αp′βp′γ + pαp′βp′γ
1 0 p′αpβp′γ p
′
αp
′
βpγ
2 −− 0 p′αpβ + pαp′βpγ + pαpβp′γ
3 −− 0 pαpβpγ
When the inputs to the approximate FA are not equiprobable, the coefficient of
δ(n− v) in the PMFs of ∆s, ∆Sum, and Sum, is the probability of the corresponding
random variable to be v, where v ∈ [−1, 1], v ∈ [−3, 3], and v ∈ [0, 3], for ∆s, ∆Sum,
and Sum, respectively. Hence, assuming the inputs to be independent, the coefficients
can, in fact, be expressed as functions of pα, pβ and pγ as shown in Table 6.1. Hence,
the PMF of ∆s, ∆Sum, and Sum can, in general, be expressed as a sum of Kronecker
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delta functions as:
f∆s(n) =
∑1
v=−1 xvδ(n− v) (6.4)
f∆Sum(n) =
∑3
v=−3 evδ(n− v) (6.5)
fSum(n) =
∑3
v=0 pvδ(n− v) (6.6)
where xv, ev, and pv are, respectively, the probabilities of ∆s, ∆Sum, and Sum to
be v, and expressed as functions of pα, pβ, and pγ similar to the terms in Table 6.1.
The probabilities, pα, pβ, and pγ , can be computed from the knowledge of the input
distribution, to obtain the PMFs in Eqs. (6.4) to (6.6).
6.3 Distribution of Generated Error in DAG Nodes
Let us consider an approximate node in a DAG, with twoN -bit operands, A(aN−1aN−2 · · · a0)
and B(bN−1bN−2 · · · b0), producing an output, C(cN−1cN−2 · · · c0) as shown in Fig. 6.5.
We assume the inputs to be error-free (At and Bt being the true values of inputs without
any error), and the output, C, to comprise of only the error generated at this approx-
imate node denoted by ∆R. The true output, Ct, would have been the output if this
node was exact. In this section we explain the methodology to obtain the PMF of errors
generated at the individual nodes of a DAG, i.e., PMF of ∆R.
A=At B=Bt
C=Ct + ΔR
Error free inputs: At, Bt
Error free output: Ct
Generated error: ΔR
Approximate 
operation
Figure 6.5: Approximate node of a DAG with exact inputs and erroneous output, where
the error, ∆R, is generated at this node.
There are quite a few applications (e.g., image compression and classification, audio
filtering, matrix multiplication etc.) that are amenable to approximation, which can be
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implemented using add/subtract/multiply operations. Hence, in our work, we consider
these three operators as candidates for approximate nodes within a DAG.
FA2 FA1FAN-1FAN
a0
N-bit final result, C, sum of A and B (signed addition) 
…
b0
a1 b1
aN-2 bN-2
aN-1 bN-1
sN …Sign	bit
Figure 6.6: A signed adder where some of the LSB FAs can be approximated to introduce
approximation in the circuit.
FA1,N-2
a0b0
FA1,1FA1,N-1
aN-2b1 aN-3b1 a0b1
a1b0aN-2b0aN-1b0
FA2,N-2 FA2,1
aN-3b2 a0b2
s1(N-1) Sum11
FAN-2, 2 FAN-2,1
aN-3bN-2
FAN-1,1
a0bN-2
a0bN-1
N-bit final result, C, product of A and B (signed multiplication) 
s(N-1)1
Sum21
S1
SN-2
SN-1
S2
…
Sign	bit
s(N-2)2
s2(N-2)
…
…
Sum1(N-2)
…
Sum(N-2)1
Figure 6.7: A signed array multiplier where some of the LSB FAs can be approximated
to introduce approximation in the circuit.
We consider two’s complement signed operations, and for the adder (or subtractor)
we assume the sum bit output of the MSB FA to be the sign bit as shown in Fig. 6.6.
For multipliers, we assume the lower triangle of the Modified Baugh-Wooley two’s-
complement multiplication array structure [36] as shown in Fig. 6.7, so that N LSBs
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correspond to the actual result of the N ×N multiplier, that goes into the subsequent
stages. The sum bit output of the FA in the penultimate row and the MSB column of
the array is the sign bit as highlighted in Fig. 6.7.
Before proceeding further, let us comment on the input data distribution, and our
assumptions regarding the correlation between the random variables associated with the
outputs and errors of each FA in the adder or the multiplier array. Although we assume
the inputs, A and B, to be independent random variables, their distribution is a user-
specified input (and can be any arbitrary distribution) from which the signal probability,
pai and pbi , of each input bit, ai and bi, respectively, can be inferred, i ∈ 0, · · · , N − 1.
Additionally, we consider the correlation between the sum and carry bits of any FA and
the error introduced in them, by combining them into a two-bit output, Sum, and the
corresponding error, ∆Sum, both expressed in decimal, with their PMFs characterized
by similar methods as Table 6.1. This technique captures the most important correlation
which is the interdependence of the two output bits of any adder within the multiplier
or the adder array. Although we ignore the correlations between the outputs of different
FAs within the adder and multiplier array by considering the output of the FAs in them
to be independent random variables, this assumption does not affect the quality of our
results since correlations due to reconvergent fanout tend to be diluted as the logic
depth of the reconvergent fanout paths increases.
6.3.1 PMF of Generated Errors in Approximate Adders
For an adder, the FAs in the array are each indexed as FAi, where i corresponds to the
position of the FA in the adder, starting from the LSB side, so that i ranges from 1 to
N for an N -bit signed adder as shown in Fig. 6.6. The two single bit outputs, si and ci,
from the ith adder, FAi, are combined to a two-bit output, Sumi, and modeled as the
random variable, Sumi = Sumi,t+∆Sumi, where Sumi,t is the true sum (corresponding
to the output of an exact FA), and ∆Sumi is the error due to the approximate addition,
similar to the example of the FA in Fig. 6.3. Although the structure shown in the
figure corresponds to a Ripple Carry Adder, this concept can be extended to any adder
architecture.
Finding the error PMF for the adder involves two steps:
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• Step 1: determining the input probabilities for all inputs of each individual FAi in
the adder, and using the approach in Section 6.2 to compute the PMF of ∆Sumi,
and
• Step 2: finding the error PMF of the entire adder, i.e., the PMF of the weighted sum
of the ∆Sumi variables along with that of ∆sN which is the error in the sum bit of
the MSB (N th) FA and is also the sign bit in the output.
Let us now explain each step in further detail:
Step 1: The first step involves probability propagation within a Boolean network, and
we use established techniques for this purpose [69]. For example, if the two inputs, α
and β, to a two-input AND gate have signal probabilities of pα and pβ, respectively,
then the probability of the output of the AND gate to be 1 is pαpβ. Similarly, we can
compute the probability of each signal within the adder array in Fig. 6.6 to be 1 or 0,
using on the Boolean function of each FA. Based on this, we obtain the PMF of ∆Sumi,
denoted by f∆Sumi(n), as a sum of delta functions similar to Eq. (6.5). We also obtain
the PMF of ∆sN , which is the error in the sum bit of the MSB FA, and denote it by
f∆sN (n) similar to Eq. (6.4).
Step 2: The generated error in the adder output, C (depicted in Fig. 6.6), is represented
by ∆R, and is the weighted sum of the errors, ∆Sumi, over LSB N − 1 FAs, and the
error, ∆sN , in the sum bit of the MSB FA. Since we implement two’s complement
operation, ∆sN actually represents the error in the sign bit, and hence, has a negative
weight associated with itself inside ∆R. A simple analysis yields:
∆R =
(
N−1∑
i=1
2i−1∆Sumi
)
− 2N−1∆sN (6.7)
Since we consider the ∆Sumi, i = 1, · · · , N − 1 random variables, and ∆sN to be
independent, we utilize the fact that PMF of sum of independent random variables
equals the convolution of the PMF of those random variables. Hence, the PMF, f∆R(n),
of the generated error, ∆R, at the adder node is obtained as:
f∆R(n) =
(
N−1⊗
i=1
f2i−1∆Sumi(n)
)⊗
f−2N−1∆sN (n) (6.8)
where
⊗
is the convolution operator. If the absolute value of the largest output error
of FAi is M , using Eqs. (6.4) and (6.5), we obtain the constituent PMFs in Eq. (6.8)
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as:
f2i−1∆Sumi(n) =
M∑
v=−M
e(i)v δ(n− 2i−1v) (6.9)
f−2N−1∆sN (n) =
1∑
v=−1
x(N)v δ(n+ 2
N−1v) (6.10)
where e
(i)
v and x
(N)
v are the probabilities of ∆Sumi and ∆sN to be v, respectively, and
the superscripts, (i) and (N), indicate the position in the error-producing FAs in the
adder array. Since ∆Sumi (∆sN ) is shifted by 2
i−1 (2N−1) in Eq. (6.9) (Eq. (6.10)),
the locations of the impulses in the error distributions are scaled by this factor as well,
as shown inside the Kronecker delta functions.
We implement the following techniques to solve the convolution problem in Eq. (6.8)
to obtain the PMF of ∆R:
1. Use the Z-transform [70] to convert the convolution into a friendlier multiplication
in the frequency domain, yielding a polynomial in z. This polynomial can have
an exponential number of terms, and special techniques are required to manage
the cost of working in the transform domain.
2. Use the inverse fast Fourier transform (IFFT) [70] to infer the PMF of ∆R from
the polynomial obtained in the previous step.
Next, we explain each of these techniques in detail.
Representing the convolution using the Z-transform
Based on the principles of transform calculus, the Z-transform of a convolution of mul-
tiple functions in the original domain is equivalent to the product of the Z-transforms of
those individual functions in the transform domain. Hence, we can represent F∆R(z),
the Z-transform of f∆R(n) in Eq. (6.8), as:
F∆R(z) =
(
N−1∏
i=1
F2i−1∆Sumi(z)
)
F−2N−1∆sN (z) (6.11)
where F2i−1∆Sumi(z) and F−2N−1∆sN (z), are the Z-transform of the PMFs, f2i−1∆Sumi(n)
and f−2N−1∆s(n), as defined in Eqs. (6.9) and (6.10), respectively. Applying the Z-
transform to both sides of these two equations, we obtain:
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F2i−1∆Sumi(z) =
M∑
v=−M
e(i)v z
−2i−1v (6.12)
F−2N−1∆sN (z) =
1∑
v=−1
x(N)v z
2N−1v (6.13)
Substituting F2i−1∆Sumi(z) and F−2N−1∆sN (z) from Eqs. (6.12) and (6.13), respectively,
in Eq. (6.11), we can rewrite F∆R(z) as:
F∆R(z) =
N−1∏
i=1
(
M∑
v=−M
e(i)v z
−2i−1v
)(
1∑
v=−1
x(N)v z
2N−1v
)
(6.14)
= z−E
2E∑
i=0
aiz
i (6.15)
= z−EΦ(z) (6.16)
where ∆R ranges from −E to E , with E = 2N−1(M + 1) − M , and the ais are the
coefficients of the polynomial in z, denoted by Φ(z) in Eq. (6.16). The derivation of
E has been deferred to Appendix B for better readability. Performing the inverse Z-
transform of Eq. (6.14), we obtain,
f∆R(n) =
2E∑
i=0
aiδ(n+ i− E) (6.17)
Hence, ai is the probability of the generated error, ∆R, in the adder output to be
−(i − E). Thus finding the PMF of the error reduces to the problem of finding the
coefficients, ai, in Φ(z)
(
=
∑2E
i=0 a
izi
)
, which is a polynomial of degree 2E with non-
negative coefficients.
While this scheme presents a clear picture of our computation scheme, the cost of
a direct implementation of this idea is prohibitive. The most expensive step is the
determination of the coefficients, ai, by multiplying the terms in Eq. (6.14). Therefore,
we develop an efficient scheme for finding the coefficients, ai as explained next.
Using the IFFT to infer f∆R(n) from Φ(z) and F∆R(z)
So far we have worked in the Z-transform domain to formulate the error PMF, F∆R(z).
Let us now consider discrete Fourier domain to determine the coefficients, ai, in Φ(z)
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from Eq. (6.16), by using their Fourier-transformed values followed by performing in-
verse fast Fourier transform (IFFT). This interchange of domains is possible since, by
definition, the Z-transform is equivalent to the discrete time Fourier transform (DTFT)
when the magnitude of |z| = 1 [70].
We begin by observing that the DTFT of the sequence, {a0, a1, · · · , a2E}, is given
by the Fourier coefficients,
Ak =
2E∑
i=0
ai exp
(
−j 2piik
2E + 1
)
=
2E∑
i=0
aiz
i
k (6.18)
where zk = exp
(
−j 2pik2E+1
)
and j =
√−1. It is interesting to note that the values of zk
are the reciprocal of the (2E + 1)th complex roots of unity.
Therefore, if we take Φ(z) in Eq. (6.16) and substitute z = zk, for the reciprocal of
each of the (2E + 1)th complex roots of unity, we obtain the Fourier coefficient, Ak. In
other words,
Ak = Φ(zk) = zEkF∆R(zk)
= zEk
N−1∏
i=1
(
M∑
v=−M
e(i)v z
−2i−1v
k
)(
1∑
v=−1
x(N)v z
2N−1v
k
)
(6.19)
This provides us with the discrete Fourier coefficients of the sequence of ais, which are
then obtained by performing inverse discrete time Fourier transform (IDFT) of the Ak
values as:
ai =
1
2E + 1
2E∑
k=0
Akexp
(
j
2piik
2E + 1
)
(6.20)
To compute the IDFT in Eq. (6.20) efficiently, we use the IFFT to obtain the values of
the ais. As observed in Eq. (6.17), obtaining the ais directly provides the PMF of the
generated error, ∆R, in the adder output.
We summarize the steps to obtain the PMF of an approximate adder (or subtractor)
node in Algorithm 1.
Algorithm 1 Pseudo-code to obtain the error PMF of an approximate adder (or
subtractor) node within a DAG.
Input: Adder architecture; truth tables of the FAs.
Input: Signal probabilities of each input bit of the adder.
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Output: Error PMF, f∆R(n), of the adder output.
1: Compute the internal signal probabilities, e
(i)
v1 , for i ∈ [1, N − 1], v1 ∈ [−M,M ], and
x
(N)
v2 , v2 ∈ [−1, 1], from the bitwise input signal probabilities, similar to Table 6.1
2: for each i from 1 to N − 1 do
3: Compute f2i−1∆Sumi(n) from Eq. (6.9)
4: end for
5: Compute f−2N−1∆sN (n) from Eq. (6.10)
6: Formulate f∆R(n) as a convolution problem in Eq. (6.8)
7: To solve the convolution, perform Z-transform on f∆R(n) to formulate F∆R(z) =
z−EΦ(z) as Eq. (6.16), where E is derived in Appendix B
8: for each k from 0 to 2E do
9: Compute zk = exp
(
−j 2pik2E+1
)
, j =
√−1
10: Evaluate Ak = Φ(zk) as shown in Eq. (6.19)
11: end for
12: IFFT: Using the Aks, obtain ai, i∈[0, 2E ] from Eq. (6.20)
13: Obtain f∆R(n) =
∑2E
i=0 aiδ(n+ i− E) as Eq. (6.17)
6.3.2 PMF of Generated Errors in Approximate Multipliers
For a multiplier, the FAs are each indexed as FAij in the array, where i corresponds
to the row number, starting from the top (i ∈ {1, · · · , N − 1}), and j corresponds to
the position of an FA in a particular row, starting from the LSB (j ∈ {1, · · · , N − i}),
as shown in Fig. 6.7. The output of FAij is modeled as the random variable, Sumij =
Sumij,t + ∆Sumij , where Sumij,t is the true sum (corresponding to the output of an
exact FA), and ∆Sumij is the error due to the approximate addition, similar to the
example in Fig. 6.3.
Similar to the error PMF of an adder, finding the error PMF for the multiplier array
involves three steps, while the extra step is due to the two-dimensional structure of the
multiplier as opposed to the one-dimensional one for the adder:
• Step 1: determining the input probabilities for all inputs of each individual FAij ,
and using the approach in Section 6.2 to compute the PMF of ∆Sumij ,
• Step 2: finding the PMF of the error, ∆Si, introduced by the ith row of the multiplier
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array, and
• Step 3: finding the PMF of the entire multiplier, i.e., the PMF of the sum of the
∆Si variables over all rows, i.
Let us now explain each step in further detail:
Step 1: The first step is similar to that of the generated error PMF computation
of adder as explained in the previous subsection, to obtain the PMF of ∆Sumij and
∆si(N−i) denoted by f∆Sumij (n) and f∆si(N−i)(n), respectively, where ∆si(N−i) is the
error in the sign bit in the ith row.
Step 2: Next, we determine the error in the partial product accumulation, ∆Si, in the
ith row, which is the total error resulting from an array of N − i FAs, as depicted in
Fig. 6.7 for any general N , and i ∈ {1, · · · , N − 1}. For each row, i ∈ {1, · · · , N − 1}, a
simple analysis yields:
∆Si =
N−i−1∑
j=1
2i+j−1∆Sumij − 2N−1∆si(N−i) (6.21)
where the negative weight, −2N−1, is associated with the sum bit, si(N−i), in the ith
row, which actually corresponds to the the sign bit in the multiplier result.
Since we consider the ∆Sumij and ∆si(N−i) random variables to be independent,
we can utilize the fact that the PMF of sum of independent random variables equals
the convolution of the PMF of those random variables. Hence, the PMF of ∆Si can be
expressed as:
f∆Si(n) =
N−i−1⊗
j=1
f2i+j−1∆Sumij (n)
⊗
f−2N−1∆si(N−i)(n) (6.22)
where f2i+j−1∆Sumij (n) and f−2N−1∆si(N−i)(n) are the PMFs of the random variable,
2i+j−1∆Sumij and −2N−1∆si(N−i), respectively.
If the absolute value of the largest output error of FAij is M , then using Eqs. (6.4)
and (6.5), we obtain the constituent PMFs in Eq. (6.22) similar to Eqs. (6.9) and (6.10)
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as:
f2i+j−1∆Sumij (n) =
M∑
v=−M
e(ij)v δ(n− 2i+j−1v) (6.23)
f−2N−1∆si(N−i)(n) =
1∑
v=−1
x(i(N−i))v δ(n+ 2
N−1v) (6.24)
where e
(ij)
v and x
(i(N−i))
v are the probabilities of ∆Sumij and ∆si(N−i) to be v, re-
spectively, and the superscripts, (ij) and (i(N − i)), indicate the position in the error-
producing FAs in the multiplier array.
Step 3: The generated error, ∆R, in the multiplier output is simply the sum of the
errors, ∆Si, over all N−1 rows. Assuming the ∆Si random variables to be independent,
we obtain the error PMF, f∆R(n), by convolving the f∆Si(n) PMFs from Eq. (6.22) as:
f∆R(n) =
N−1⊗
i=1
f∆Si(n)
=
N−1⊗
i=1
N−i−1⊗
j=1
f2i+j−1∆Sumij (n)
⊗f−2N−1∆si(N−i)(n) (6.25)
The techniques to solve the convolution problem in Eq. (6.25) are similar to those for
Eq. (6.8) for adders as explained in Sections 6.3.1 and 6.3.1. Hence, we first represent
F∆R(z), the Z-transform of f∆R(n) in Eq. (6.25), as:
F∆R(z) =
N−1∏
i=1
N−i−1∏
j=1
F2i+j−1∆Sumij (z)
F−2N−1∆si(N−i)(z) (6.26)
where F2i+j−1∆Sumij (z) and F−2N−1∆si(N−i)(z) are the Z-transforms of the PMFs, f2i+j−1∆Sumij (n)
and f−2N−1∆si(N−i)(n), respectively, outlined in Eqs. (6.23) and (6.24). These two Z-
transforms are similar to Eqs. (6.12) and (6.13), respectively, and can be formulated
as:
F2i+j−1∆Sumij (z) =
M∑
v=−M
e(ij)v z
−2i+j−1v (6.27)
F−2N−1∆si(N−i)(z) =
1∑
v=−1
x(i(N−i))v z
2N−1v (6.28)
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Substituting F2i+j−1∆Sumij (z) and F−2N−1∆si(N−i)(z) from Eqs. (6.27) and (6.28), re-
spectively, in Eq. (6.26), we can rewrite F∆R(z) as:
F∆R(z) =
N−1∏
i=1
N−i−1∏
j=1
(
M∑
v=−M
e(ij)v z
−2i+j−1v
)(
1∑
v=−1
x(i(N−i))v z
2N−1v
)
(6.29)
= z−F
2F∑
i=0
miz
i (6.30)
= z−FΘ(z) (6.31)
where ∆R ranges from −F to F , with F = 2N−1(MN − 3M +N − 1) + 2M , and the
mis are the coefficients of the polynomial in z, denoted by Θ(z) in Eq. (6.31). The
derivation of F has been deferred to Appendix B for better readability. Performing the
inverse Z-transform of Eq. (6.29),
f∆R(n) =
2F∑
i=0
miδ(n+ i−F) (6.32)
Hence, mi is the probability of the generated error, ∆R, in the multiplier output to be
−(i−F), and can be computed using the ideas presented in Section 6.3.1.
We summarize the steps to obtain the PMF of an approximate multiplier node in
Algorithm 2.
Algorithm 2 Pseudo-code to obtain the error PMF of an approximate multiplier
node within a DAG.
Input: Multiplier architecture; truth tables of the FAs.
Input: Signal probabilities of each input bit of the multiplier.
Output: Error PMF, f∆R(n), of the multiplier output.
1: Compute the internal signal probabilities, e
(ij)
v1 and x
(i(N−i))
v2 , where i ∈ [1, N − 1],
j ∈ [1, N − i− 1], v1 ∈ [−M,M ], and v2 ∈ [−1, 1]
2: for each i from 1 to N − 1 do
3: for each j from 1 to N − i− 1 do
4: Compute f2i+j−1∆Sumij (n) from Eq. (6.23)
5: end for
6: Compute f−2N−1∆si(N−i)(n) from Eq. (6.24)
7: end for
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8: Formulate f∆R(n) as the convolution problem in Eq. (6.25)
9: To solve the convolution, perform Z-transform on f∆R(n) to formulate F∆R(z) =
z−FΘ(z) as Eq. (6.31), where F is derived in Appendix B
10: for each k from 0 to 2F do
11: Compute zk = exp
(
−j 2pik2F+1
)
, j =
√−1
12: Compute Mk = Θ(zk) similar to the Aks in Eq. (6.19)
13: end for
14: IFFT: Using the Mks, obtain mi, i∈[0, 2F ] similar calculating the ais from Aks in
Eq. (6.20)
15: Obtain f∆R(n) =
∑2F
i=0miδ(n+ i−F) as Eq. (6.32)
6.4 Distribution of Output Error in a DAG
The previous section summarized the computation of the error PMFs for individual
adder, subtractor, and multiplier nodes of a DAG. In this section, we propose techniques
to compute the error PMF for an entire DAG in general, comprising these nodes. In
other words, in this section, we compose the block PMFs, as computed in Section 6.3,
to determine the PMF for a DAG consisting of these blocks.
The error in the output, C, of any approximate node within a DAG comprises (a)
the error generated at this node, and (b) the error propagated through the operands, A
and B as illustrated in Fig. 6.8 for approximate adders and multipliers. We have already
discussed the computation of the PMF of generated error in DAG nodes in Section 6.3.
Here we present a methodology to obtain the PMF of the error, ∆C, at the output of
a node combining the errors propagated through its inputs, A and B, and the errors,
∆R, generated at this node, as shown in Fig. 6.8.
To obtain the PMF of the total error, ∆C, propagated to the output of a node in
a DAG, we need the PMF of the true value of the inputs, At and Bt, and the input
errors, ∆A and ∆B. These are discrete random variables, and hence, their PMFs can
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A=At+ ΔA B=Bt+ ΔB
C=Ct + ΔC
A=At+ ΔA 𝐵=𝐵# + ∆𝐵
C=Ct + ΔC
ΔC=AtΔB + Bt∆𝐴 + ΔRΔC=ΔA + ∆𝐵 + ΔR
(b)(a)
Figure 6.8: (a) Approximate adder, and (b) multiplier with inputs, A and B, both of
which can be erroneous, producing approximate output, C.
be modeled as the sum of delta functions as:
fAt(n)=
E∑
−E
pAk δ(n− k); fBt(n)=
E∑
−E
pBk δ(n− k) (6.33)
f∆A(n)=
F∑
−F
p∆Ak δ(n− k); f∆B(n)=
F∑
−F
p∆Bk δ(n− k) (6.34)
where the inputs (input errors) range from −E to E (−F to F ), and pXk represents the
probability of the variable, X, to be k, where X ∈ {At, Bt,∆A,∆B}. It is to be noted
that we drop the subscript, t, from pAtk and p
Bt
k in Eq. (6.33) and simply use p
A
k and
pBk , instead, for ease of notation. The expression for ∆C is shown in Figs. 6.8(a) and
(b) for both adder and multiplier, and its PMF can be obtained using the PMFs listed
in Eqs. (6.33) and (6.34), and the methods explained in the next two subsections.
6.4.1 Error Propagation through Adders
The total error, ∆C, at the output of an approximate adder is represented by ∆A +
∆B + ∆R as illustrated in Fig. 6.8(a). The generated error, ∆R, and both the input
errors, ∆A and ∆B, can be assumed to be independent random variables. Hence, the
PMF of ∆C can be formulated as:
f∆C(n) = f∆A(n)
⊗
f∆B(n)
⊗
f∆R(n) (6.35)
where f∆A(n) and f∆B(n) are defined in Eq. (6.34), and f∆R(n) is obtained from
Eq. (6.17) in Section 6.3.1. This convolution problem can be solved by using the con-
cepts explained in Section 6.3.1, specifically, by first applying Z-transform on both
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sides of Eq. (6.35), followed by evaluating the resulting polynomial at the reciprocal of
(2EC + 1)th roots of unity, where EC is the maximum value of ∆C from Eq. (6.35), and
then performing an IFFT on those evaluations.
Similarly, PMF of Ct can be obtained by convolving the PMFs of At and Bt defined
in Eq. (6.33). This is the PMF of the output of the adder node if it had implemented
an exact operation, and may be used to characterize error PMFs in successive stages
within the DAG.
6.4.2 Error Propagation through Multipliers
While ∆C for an adder is given by a simple sum of three random variables, ∆C for a
multiplier involves the sum of product of random variables (At∆B, Bt∆A, and ∆A∆B).
We will employ the Mellin transform [37] to first compute the PMF of the product of
random variables followed by established techniques using the Fourier transform to
compute the PMF of their sum. Hence, let us first provide a few key concepts of the
Mellin transform that we will use to compute the PMF of product or random variables.
Definition. The Mellin transform is an integral transform that may be regarded as the
multiplicative version of the Fourier transform [37]. It is defined only for functions
defined on the positive real axis. For two positive random variables, X and Y , with
PMFs, fX(n) and fY (n), respectively, the following statements hold true regarding their
Mellin transforms:
(i) The Mellin transform of fX(n) and fY (n), are represented by FX(s) and FY (s),
respectively, as:
FX(s) =M [fX(n); s] =
∫ ∞
0
ns−1fX(n)dn
FY (s) =M [fY (n); s] =
∫ ∞
0
ns−1fY (n)dn
where s is a complex variable that corresponds to the transformed domain.
(ii) Product Rule: If X and Y are independent random variables in addition to being
positive, then
FXY (s) =M [fXY (n); s] =M [fX(n); s]M [fY (n); s]
= FX(s)FY (s) (6.36)
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(iii) If fX(n) is represented by a sum of delta functions,
∑N
k=1 xkδ(n − k), its Mellin
transform is obtained as:
M
[
N∑
k=1
xkδ(n− k); s
]
=
N∑
k=1
xkk
s−1 (6.37)
Now, in the total error, ∆C, propagated from the inputs of an approximate multiplier
to its output (illustrated in Fig. 6.8(b)), we can ignore ∆A∆B, since it is negligible
compared to the other terms, so that ∆C can be reformulated as:
∆C ≈ At∆B +Bt∆A+ ∆R (6.38)
If At, ∆B, Bt, and ∆A are all independent random variables, the PMF of ∆C can be
formulated as:
f∆C(n) = fAt∆B(n)
⊗
fBt∆A(n)
⊗
f∆R(n) (6.39)
where f∆R(n) is obtained from Eq. (6.32) in Section 6.3.2. To solve the convolution
in Eq. (6.39), we need the PMFs of At∆B and Bt∆A. This can achieved by using
the Product Rule of the Mellin transform of PMFs, as explained above. However, the
Mellin transform is only valid for positive random variables, while both At and ∆B
(or Bt and ∆A) can be either positive or non-positive (negative or zero) since we im-
plement signed operations. Hence we use the positive and non-positive parts of X,
X ∈ {At, Bt,∆A,∆B}, and apply the Mellin transform separately to handle the non-
positive cases.
For example, to find the PMF of C1 = At∆B, we compute four different PMFs for
C1, when (a) At≥0, ∆B≥0, (b) At≥0, ∆B<0, (c) At<0, ∆B≥0, and (d) At<0,
∆B<0, as sum of delta functions (impulse train), illustrated in Fig. 6.9(a)-(d). Clearly,
the PMF of C1 = At∆B is the sum of all four impulse trains, and is depicted by fC1(n)
in Fig. 6.9(e). Similar logic is used to obtain the PMF of Bt∆A. Detailed derivation of
these PMFs is deferred to Appendix B for better readability.
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0 𝑛 0 𝑛
(a) (b)
(c) (d)
0 𝑛
(e)
fC1,At≥0 ,ΔB≥0(n)1 t
1fCt (n) = (a) + (b) + (c) + (d)
fC1,At≥0 ,ΔB<0(n)1 t
fC1,At<0 ,ΔB≥0(n)1 t fC1,At<0 ,ΔB<0(n)1 t
Figure 6.9: PMF of the product, C1 = At∆B, as a sum of four PMFs depending on the
sign of the two operands, At and ∆B.
Since the PMF, f∆R(n), of the generated error, ∆R, from Eq. (6.32) can also be
represented by an impulse train, we can use the concepts explained in Section 6.3.1, to
solve the convolution problem in Eq. (6.39). Specifically, we can apply Z-transform on
both sides of Eq. (6.39), followed by evaluating the resulting polynomial at the reciprocal
of (2FC + 1)th roots of unity, where FC is the maximum value of ∆C from Eq. (6.39),
and then performing an IFFT on those evaluations.
6.4.3 Error PMF at Output Nodes of a DAG
Each node of an approximate DAG can be traversed topologically while performing the
unit operations of error generation and propagation through that node. The inputs
connected to the primary input nodes of the DAG are error-free. The total error accu-
mulates during the topological traversal, and appears as error at the primary output of
the DAG.
6.5 Experimental Setup and Results
We implemented our ideas in C++, and the experiments were performed on a 64-bit
Ubuntu server with a 3 GHz Intel® Core™2 Duo CPU E8400 processor. We use the
Boost library to generate random numbers for performing Monte Carlo simulations
against which we validate our proposed algorithm. We also use the FFTW library [74]
82
to perform the Fourier transform related calculations in C++, that is used in error PMF
calculation of multiplier nodes, as well as to perform fast convolutions. Integrating
Boost and FFTW libraries into our code renders it to be very fast as compared to
MATLAB implementation, while providing the functional advantages of MATLAB.
The approximate adders that constitute the adder and multiplier nodes within an ap-
proximate DAG are the various transistor level approximations of the mirror adders [1],
the Boolean expressions of which are mentioned in Table 5.3 in the previous chapter.
Since in practice, at most ∼50% of the resultant bits are usually approximated to main-
tain accuracy [1,34], we use a similar strategy while setting the number of approximate
LSBs in each node of the DAG.
6.5.1 PMF of Generated Error in Approximate Nodes
We consider 10-bit Ripple Carry Adders and Modified Baugh-Wooley Multipliers as the
approximate nodes of a DAG, and assume the magnitudes of the input to be represented
by a Gaussian distribution with mean, 26 and variance, 26/6, with either sign being
equiprobable. Additionally, for the Monte Carlo simulations, we ensure that the selected
input ranges do not result in overflow, since this reflects the typical use case of these
computational blocks.
The generated error distributions of 10-bit adders and 10-bit×10-bit multipliers are
computed assuming four LSBs to be approximate (40% approximation) by replacing the
corresponding FAs by either of the five versions of the approximate FAs from Table 5.3.
We assume the bitwise input signal probabilities to be 0.5, since for the distribution of
the inputs is symmetric about zero. For internal nodes, although the inputs are not
guaranteed to be symmetric, the propagated errors dominate the generated errors, and
the signal probability assumption does not affect the results significantly.
We compare the cumulative distribution functions (CDFs) of the error PMFs ob-
tained by our approach with those obtained by 5000 Monte Carlo simulations in Fig. 6.10
for adders (top row) and multipliers (bottom row). Each column of Fig. 6.10 indicated
by (a)-(e), corresponds to the error CDF for an adder or a multiplier, when implemented
using the approximate FAs from Table 5.3. Clearly from these figures, the estimated
distributions show excellent match with those obtained from Monte Carlo simulations.
To compare the statistics, we normalize the output errors to the dynamic range
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Figure 6.10: Distribution of error in an 10-bit signed adder (top row) and 10-bit×10-bit
signed multiplier (botom row) implemented with the appx1-appx5 versions of the FAs
from [1].
of the output of the approximate adder and multiplier since the same magnitude of
error may have different levels of severity depending on the magnitude of the output.
The normalization factor, R, is the total range (difference of maximum and minimum
values) of the output when the circuit (adder/multiplier) is implemented using different
combinations of approximate and accurate FAs. We compare the standard deviation
of the error PMFs obtained by our algorithm and Monte Carlo simulations, using the
absolute value of the normalized percentage error in standard deviation, ∆σnorm, defined
as:
∆σnorm = 100× |σest − σMC |R (6.40)
where σest and σMC are the standard deviations of the generated error PMF at adder/multiplier
output, estimated by our algorithm, and through Monte Carlo simulation), respectively,
and R is the normalizing factor defined earlier.
Table 6.2 lists the ∆σnorm values of the 10-bit adders and multipliers in second and
third columns, respectively, when approximation is introduced by replacing four LSB
FAs by each approximate version of the FA from Table 5.3. Clearly, the error statistics
obtained by our algorithm show an excellent match with those obtained by Monte Carlo
simulations, as indicated by the negligible errors in Table 6.2.
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Table 6.2: The values of ∆σnorm for approximate adders and multipliers
DAG →
Adders Multipliers
Adder Type↓
appx1 0.01 0.11
appx2 0.16 0.02
appx3 0.15 0.03
appx4 0.09 0.15
appx5 0.50 0.33
6.5.2 Output Distribution in DAGs
We consider five representative DAGs for DSP applications, namely, MPEG Decoder
(MPEG), Matrix Multiplier (MM), Horner-Bezier Filter (HB), Elliptic-Wave Filter
(EWF), and Autoregression Filter (ARF), from the ExpressDFG Benchmark Suite [2],
comprising of adder and multiplier nodes, and implementing a few generic math func-
tions and signal processing related circuits, for demonstrating our algorithm.
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Figure 6.11: Distribution of error in the deepest output node of the DAGs consisting
of 10-bit adders and multipliers implemented with the appx1-appx5 versions of the FAs
from [1].
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The number of approximate bits or the type of approximate FAs within each node of
a DAG is a user-specified input. Here we assume all the nodes except those connected
to the primary inputs to be approximated by each type of FAs from Table 5.3, having
the same number of approximate LSBs (30%), similar to the approaches in [1]. We
select the input statistics for each DAG differently, based on the number of stages in
its deepest primary output, so that overflow-related errors can be avoided, while the
inputs are large enough that the number of bits required to represent them is more
than the number of bits approximated at each node. The error CDFs of the five DAGs
are illustrated in Fig. 6.11. where each column of subplots (a)-(e), corresponds to the
type of adders from Table 5.3 used to implement the approximate nodes within the
respective DAG, which is denoted by each row of the subplots. The error distribution
obtained by 5000 Monte Carlo simulations is assumed to be the reference. Clearly from
Fig. 6.11, the CDFs obtained by our algorithm show a very good match with those
obtained through Monte Carlo simulations.
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Figure 6.12: Hellinger distance between PMFs obtained by our approach and Gaussian
approximation, as compared to the Monte Carlo PMFs. Our method is often well below
the threshold, and our Hellinger distance is generally better than or comparable to the
Gaussian approximation.
To quantify the Monte-Carlo like accuracy of our algorithm, we compute the Hellinger
distance [75] between the estimated and Monte Carlo PMFs, and it is defined as:
Hellinger distance =
1√
2
√√√√∑
all n
(√
fˆ(n)−
√
f(n)
)2
(6.41)
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where fˆ(n) and f(n) are the estimated and the Monte Carlo PMFs, respectively. The
factor,
√
2, ensures that this distance ranges from 0 to 1. The threshold value to
judge the closeness of the two PMFs so that below this value, the two PMFs can be
practically assumed to be the same is chosen to be 0.26 [76]. We plot these distances
between our estimated error PMFs and the corresponding PMFs from Monte Carlo
simulation in Fig. 6.12, and for most of the cases, they are less than the threshold value.
For comparison purposes in Fig. 6.12, we also construct Gaussian PMFs with the error
mean and variances obtained by simply computing the statistics at the output of each
node (instead of the entire PMF), and then plot the Hellinger distances between these
PMFs and the Monte Carlo PMFs. This exercise gives an indication that although the
error statistics may the same for the artificially generated PMFs, the error PMF is not
completely Gaussian for many cases, as indicated by the threshold violation in Fig. 6.12
for DAGs where our method generates a more accurate error PMF.
Table 6.3: Normalized percentage errors in estimated standard deviations (∆σnorm
defined in Eq. (6.40)) for five DAGs from [2].
DAG →
ARF EWF HB MM MPEG
Adder Type↓
appx1 0.0 0.00 0.00 0.00 0.00
appx2 0.00 0.00 0.00 0.00 0.00
appx3 0.01 0.01 0.00 0.00 0.00
appx4 0.05 0.08 0.00 0.00 0.01
appx5 1.19 2.75 0.06 0.28 0.09
We summarize the ∆σnorm values in Table 6.3, corresponding to the error PMFs
of the five DAGs, introduced by approximating three LSBs in each node implementing
10-bit signed operations, using the FAs from Table 5.3. Clearly, the values of ∆σnorm
are less than 2% in most of the cases, indicating an excellent match. The EWF DAG has
relatively higher discrepancy between our method and the Monte Carlo PMF for appx5.
This arises because of the higher errors in the appx5 version of the FA, which can be
observed from its truth table using the Boolean functions in Table. 5.3. However, for all
other cases where the FAs have a reasonable accuracy, our method shows an excellent
match with those obtained from the Monte Carlo simulations.
Since the runtime for Monte Carlo simulations is proportional to the sample size,
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Table 6.4: Runtime of our algorithm and 6000 Monte Carlo simulations.
DAG ARF EWF HB MM MPEG
Monte Carlo 14.21s 34.59s 9.31s 33.71s 12.61s
Our Algorithm 0.60s 1.13s 0.53s 1.33s 1.23s
Speedup 23.68× 30.61× 17.56× 25.34× 10.25×
for fair comparison, we list the runtimes to obtain the error PMFs for the five DAGs
(implemented by the appx1 version of the FA from Table 5.3), by our algorithm, and
6000 Monte Carlo simulations in Table 6.4, based on the fact that the accuracy of
our approach is also evaluated using 6000 such simulations. Our algorithm provides
over 20× speedup on an average, with Monte Carlo like accuracy, thus indicating the
feasibility of our approach to be used in a larger optimization/design framework.
6.6 Conclusion
We have proposed a novel technique in this chapter to analytically construct the PMF
of errors generated due to approximating various adder and multiplier nodes in a DAG,
using the concepts of transform calculus. We use the Fourier transform to propagate
the errors through the adder nodes, while we implement a combination of the Mellin
transform along with the Fourier transform, to propagate the errors through multiplier
nodes within a DAG. The novelty of employing Mellin transform lies in its equivalence
to the Fourier transform to compute the PMF of the product of random variables.
Our technique generates the error PMF much faster than the traditional Monte Carlo
simulations, and with very similar accuracy, as observed through the Hellinger distance
metric as well as the difference in normalized standard deviations between our estimated
and the Monte Carlo simulations.
Chapter 7
Approximate Circuit Design
through SABER
The previous two chapters focussed on error analysis of approximate circuits for our
study on intentional unreliability in circuits. In this chapter we focus on the design of
these approximate circuits so that their power savings are maximized, while the errors
injected into a computation by them, are bounded by user-specified budgets.
The design of approximate circuits has been explored at the system level [1, 77–79]
as well as gate-level [80] for the past few years. At higher levels of design, [81] and [73]
perform various high level synthesis transformations on abstract syntax trees and DAGs
representing a circuit, respectively, with consideration of approximate components.
However, all of these methods use coarse-grained decisions to choose among a few ap-
proximation options in conjunction with other high level decisions such as scheduling
and binding.
We propose SABER (Selection of Approximate Bits for the Design of Error Tolerant
Circuits), an optimization framework at the register transfer level that is solely focused
on the tradeoff between approximation with power, but deployed at a much finer gran-
ularity level than [81] and [73]. More specifically, our optimization can continuously
decide how many bits to be approximated for each arithmetic operation in a design.
The input to our optimization framework is the dataflow graph of the circuit, rep-
resented as a DAG whose nodes correspond to arithmetic units that can potentially
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be approximated, and whose edges indicate the connections between these units. Our
formulation maximizes the number of approximation bits in a circuit (which translates
to power/area minimization) so that it uses minimal resources under a specified error
budget. This work demonstrates results on fixed-point integer arithmetic operations.
For convenience, in our exposition we assume operands to be integers since fractional
operands can easily be scaled to integers and back again through simple shift operations
To the best of our knowledge, this is the first work on design optimization considering
approximation at bit-level granularity. We develop an analytical error model and a fast
heuristic such that the computing cost is very low and highly scalable. This low cost
provides the potential for our technique to be frequently called in the inner loop of a
high level design-space exploration and optimization such as [81]. Our result serves as
an initial solution for further refinement by gate-level synthesis methods [80].
For a fair comparison, instead of comparing against a no-approximation scheme
(against which large improvements are easy to show), we compare our approach with
methodologies where uniform approximation is used to approximate the circuit [1, 26],
and demonstrate that our approach can outperform such methodologies by over 30% in
power savings, for similar error specifications. The key contributions in this chapter are
summarized as follows:
• Precharacterization: We perform gate level characterization of the error vari-
ance of multi-bit adders as a function of the number of approximated bits, starting
from the LSB. This step is a one-time effort for a library of approximate gates.
• Error Formulation: We propose a computationally efficient, and accurate frame-
work for expressing the error variance at the output of a DAG as a function of the
number of approximate LSBs within each of its nodes, and model it as a nonlinear
expression.
• Design Optimization: We formulate an optimization problem to maximize the
total approximation in a circuit, constrained to an error budget. Since this opti-
mization is an integer non-linear programming problem, we propose a heuristic to
solve this NP-Hard problem. We generate an accurate starting point, followed by
a fast approach to obtain the final solution in a simple, analytical form.
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Through our optimization routine, we determine precisely if and how each node of a
DAG should be approximated and optimize circuit performance under error specifica-
tions.
7.1 Error Characterization
The key ingredient of any methodology based on approximate design is an accurate
quantification of the error injected into a computation by the approximation scheme.
We use the variance of this error as the error metric to be constrained within a user-
specified budget. Here we obtain an analytical expression of this error variance as a
function of the total approximation in a circuit.
Let us consider a circuit representing an arithmetic operation with twoN -bit operands,
X and Y , producing an output, Z. An approximate implementation of the hardware
unit yields the benefit of using fewer resources [22] than its exact counterpart. Typically
some of the LSBs can be allowed to be erroneous, as this introduces a limited level of
approximation. Hence, the hardware connected to y LSBs, for example, is approximate,
while that connected to the (N − y) MSBs is accurate. Clearly, the higher the value of
y, the greater is the power saving due to the imprecise hardware, although the error is
also higher. We use the parameter, y, referred to as the number of approximate LSBs,
to quantify the amount of approximation.
We present an approach for characterizing the error variance of a DAG whose nodes
are candidates for approximation. We begin by obtaining the error variance of an adder
as a function of the number of approximate LSBs, y, in the adder. Using this function, we
show how we can compute the error variance of any DAG whose nodes are approximate
adders. The results for the adder DAG can be generalized to DAGs whose nodes contain
adders, subtractors, multipliers, and dividers since the fundamental element of these
operations is an adder [36], with shifters being implemented by appropriately routing
the outputs of one DAG node to the inputs of others.
7.1.1 Error Precharacterization for an Adder
We consider transistor-level approximation where an N -bit approximate adder is im-
plemented as an array of accurate and approximate full adders (FAs). If the error
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due to y approximate LSBs is e, then e can range from −(2y − 1) to (2y − 1), and
its exact value depends on the inputs. Typically inputs are assumed to be uniformly
distributed random variables [1, 73]. Hence, e, being a function of these inputs, can be
assumed to be a random variable as well. Let px be the probability of e to be x, where
x ∈ [−(2y − 1), (2y − 1)] is an integer owing to y being an integer. The error means
are negligible compared to the variance [1]. Hence, we are concerned with the variance,
σ2e(y), given by:
σ2e(y) =
(2y−1)∑
x=−(2y−1)
x2px (7.1)
Due to the x2 term in Eq. (7.1), σ2e(y) clearly depends on y. If x is uniformly
distributed between −(2y − 1) and (2y − 1), px = 12y+1−1 , ∀x, and σ2e(y) = (2y+1 −
1)2/12. We also evaluate σ2e(y) for normally distributed x in the later part of this
section (Fig. 7.1). In fact, the exponential dependence on y holds for most practical
error distribution functions (not just uniform or normal) for y ≤ N/2, N being the
word-length of the adder. Additionally, using the fact that σ2e(y) should be zero for
y = 0 (no approximation implies zero error), the variance of e is formulated empirically
as:
σ2e(y) = a(2
by − 1) (7.2)
where a and b are constants, obtained by fitting the error variance for different y,
through Monte Carlo simulations.
Here we consider the specific transistor-level approximate FAs from [1] and the
Lower-part-Or Adder (LOA) from [28] for our analysis. For a particular type of N -bit
approximate adder with y approximate LSBs (N = 10 considered here), each simulation
proceeds by uniformly sampling two inputs, X and Y , from [0, 2N − 1], to produce an
approximate result, Z, and hence, the corresponding error, e, can be calculated. Since
N is relatively small, we obtain the variance of e for a particular y by exhaustive
simulations. This procedure is repeated for y = 0, · · · , N − 1, to obtain a and b in
Eq. (7.2) through regression analysis.
The results are summarized in Table 7.1. The first column lists the type of adder
studied in this work, followed by the respective values of a and b, defined in Eq. (7.2),
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in the next two columns, respectively. The fourth and fifth columns list the adjusted
R2 values which refer to the goodness of the fit (R2 = 1 indicates that the fitted model
explains all variability) and the root mean square error (RMSE) values of the fitted
curve, respectively. Both the quantities indicate that the model is a good fit for the
actual data.
Table 7.1: Fitting parameters for adder error variance.
Adder type a b adjusted R2 RMSE
appx1 0.05 1.98 1.00 1.04
appx2 0.11 2.01 1.00 1.17
appx3 0.14 2.00 1.00 0.25
appx4 0.10 2.00 1.00 0.11
appx5 0.08 2.00 1.00 0.00
LOA 0.06 2.00 1.00 0.00
The simulations shown above assumed the two inputs, X and Y , of the adder node
to be statistically independent. In a general scenario, the two inputs of an adder node
within a DAG may have some correlation. Furthermore their distribution may not
be uniform, as assumed in the above experiment. To observe the effect of a different
input distribution that is correlated, we perform 5000 Monte Carlo simulations on 10-
bit adders implemented using the FAs from Table 7.1, first with two independent 10-bit
Gaussian inputs, and then with two correlated Gaussian inputs (ρ = 0.5), altering the
number of approximate LSBs, y. We compare σ2e(y), for both cases with that obtained
through our model, for different values of y, as shown in Fig. 7.1.
In spite of the correlation among the inputs, which are also from a different distribution
than what was used for precharacterization, variances of the error generated by the
adder using a and b from Table 7.1, show an excellent match with those obtained
from Monte Carlo simulations. Intuitively, this effect arises because the change in the
distribution and correlation is more likely to affect the higher order bits, which are not
approximated, and the distribution of the lower order bits is close to uniform regardless
of correlation and for any reasonable distribution. Hence, we consider the generated
adder errors as independent random variables to compute the total error variance of a
DAG (in Eq. (7.3)).
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Figure 7.1: Error variance due to the uncorrelated and correlated adder inputs as a
function of y.
7.1.2 Error Computation of a DAG
Let us consider a DAG consisting of adders and multipliers, and one primary output
(PO) as shown in Fig. 7.2(a). A pair of adder and multiplier nodes from Fig. 7.2(a) has
been highlighted in Fig. 7.2(b) to depict the implementation of the multiplier by add
and shift operations. Overall, the DAG has T nodes, each representing an adder, and
each edge is associated with a shift operation, denoted by <<.
𝑠 "#≪ 𝑠 "%≪ 𝑠 "& '≪
𝑋
... 𝑠 "& ')*≪
... ...
... ...
PI PI PI PI
...
...
...
PO
𝑋* *
(a) (b)
𝑛" 𝑛"
Figure 7.2: (a) A DAG consisting of adders and multipliers, (b) Representation of
multipliers as shift and add operations.
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Each node, ni, is indexed by the subscript, i ∈ [1, T ], and the fanout of ni is
represented by Fi. Each of the Fi fanout edges of ni is associated with a weight resulting
from a shift operation of sij bits, such that j ranges from 1 to Fi. This nomenclature is
depicted in Fig. 7.2(b).
Let the number of approximate LSBs in ni be represented by yi, hence the generated
error variance in ni is σ
2
e(yi), and is obtained by substituting y = yi in Eq. (7.2).
The error generation among different approximate operations can be assumed to be
independent for all practical purposes. However, error propagation exhibits structural
correlation since the approximation in ni not only affects its immediate fanouts, but
also those in its fanout cone, through the edges (and the associated weights) connecting
ni to a PO via the transitive fanouts. We use the error sensitivity, βi, of ni, to a PO,
to capture the structural correlations within the DAG. For a single PO, if an error, e,
at ni results in an error, Ei, at the PO, then βi = Ei/e is computed by a depth-first
search of the DAG [73]. The total error variance, σ2t , which is a commonly used error
metric [79] in the DAG, is obtained as:
σ2t =
T∑
i=1
σ2e(yi)βi =
T∑
i=1
a(2byi − 1)βi (7.3)
where βi is alternatively called the β value of the node, ni.
When there are multiple POs in a DAG, to minimize error on all the POs, we simply
add a dummy (but accurate) adder node with all the POs. This node is not a part of
the design but conceptually indicates the summation of error variances of all nodes to
compute the total error variance, σ2t for a multioutput circuit. The addition of this
dummy node is a simple device that enables the depth-first traversal of the DAG to
compute the β values of the real nodes.
7.2 Optimization through SABER
In this section, we outline the SABER algorithm, which yields the number of approx-
imate LSBs in each node of the DAG, maximizing the total power and area savings,
while satisfying a specified error budget.
We first explain our proposed optimization problem, which is NP-Hard, and obtain
a feasible solution by relaxing some of the constraints, to make it tractable. Next,
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we propose a heuristic to solve the original problem, using the solution of the relaxed
problem.
7.2.1 The Optimization Problem
Let us consider a DAG with T adder nodes. The power savings increase with increasing
levels of approximation in the DAG, and all components of the power savings (dynamic
and leakage) are proportional to the number of approximate bits, i.e., the number of
approximate FAs. For adders, the proportionality of power savings to the number of ap-
proximate FAs has been empirically observed in previous work ( [1] and [26]). Consider
an approximate FA, as in [1], with a reduced transistor count. If S denotes the power
savings per FA, then if k bits (i.e., k FAs) of a ripple-carry adder are approximated, the
power savings equal kS. For more complex adder, such as a carry look-ahead adder,
savings of kS continue to be seen in the FAs of the adder. If the carry logic is also
approximated, the savings may be weakly super-linear, and currently, SABER does not
model this, but an extension for this case is not difficult. The set of equations in (A.18)
will be non-linear, but we can use well-established Newton-Raphson methods to solve
the system. The heuristic for converting the real-valued solution to an integer solution
as explained in Sec 7.2.2 can be used directly since the linearized version of the nonlinear
equations is likely to be accurate over the small range of the number of approximate bits
considered in this step. Even for a multiplier node, the linear proportionality holds true,
because as discussed in Sec. 7.1.2, we decompose it into its constituent FAs, and hence
the power savings are linear in the number of FAs in the decomposed graph. There-
fore, the total number of approximate LSBs in the DAG,
∑T
i=1 yi, is a good surrogate
objective function that captures the essential trend of power savings, which we aim to
maximize. The total error variance, σ2t , accumulated as a result of this approximation
is given by Eq. (7.3). If the specified error variance budget is m, then σ2t must be less
than m. We thus formulate the optimization problem as:
max
T∑
i=1
yi, s.t
T∑
i=1
a
(
2byi − 1
)
βi ≤ m, yi ∈ Z+ (7.4)
where Z+ represents the set of non-negative integers. The constraint, yi ∈ Z+, arises
because the number of approximate LSBs in a node cannot be negative or fractional.
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A feasible solution to the problem, which satisfies the error budget, always exists: it
is the zero approximation solution. However, generating the optimal solution is NP-
Hard since (7.4) is an integer non-linear problem. Hence, we relax the optimization
problem, to make it tractable, and obtain a feasible solution. For this, we first remove
the constraint, yi ∈ Z+ in (7.4), and then convert the inequality constraint into an
equality, since the optimal solution for the new maximization problem, will lie on the
constraint surface. We obtain the solution through Theorem 7.1.
Theorem 7.1. If the relaxed optimization problem from (7.4) is,
max
T∑
i=1
yi, s.t
T∑
i=1
a(2byi − 1)βi = m (7.5)
with βi being the error sensitivity used in Eq. (7.3), then the solution, y˜i, is obtained as:
y˜i = Y − 1
b
log2(βi) (7.6)
where Y =
1
b
log2
[(
m+ a
T∑
i=1
βi
)
(aT )−1
]
(7.7)
The proof of Theorem 7.1 is deferred to Appendix A.
Next we impose the constraint on yis to be integers. Since the y˜is from Eq. (7.6), are
not guaranteed to be integers, we use Lemma 1 to obtain a feasible solution.
Lemma 1. A feasible solution of (7.4) is given by by˜ic, where b.c represents the floor
function, and y˜i is the optimal solution of the relaxed problem, (7.5), and is defined in
Eq. (7.6).
Proof: The left hand side (LHS) of the constraint in (7.4) is a monotonically increasing
function of the state variables. Since, by˜ic ≤ y˜i, if y˜i is a feasible solution (i.e., ensures
the LHS to be less than m), then so is by˜ic. 2
Since, the solution from Lemma 1 may be suboptimal, or even negative, we propose
heuristics to address these issues.
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7.2.2 Heuristics to Solve the Original Problem
Let us observe the potential suboptimality associated with the floor function, through
an example with two state variables, where the objective and constraint surfaces are
depicted in Fig. 7.3. Both the optimal, (x˜1, x˜2), and the corresponding (bx˜1c, bx˜2c), are
also plotted in the same figure. Clearly, (bx˜1c, bx˜2c) is suboptimal. Since (x˜1, x˜2) lies at
the intersection of the constraint and the objective surface, (bx˜1c, bx˜2c) must be pushed
towards the constraint surface, pictorially depicted by the arrows in Fig. 7.3, to achieve
a better solution.
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Figure 7.3: Example of an optimization problem similar to (7.5).
Similarly, we attempt to obtain the number of approximate LSBs, yˆi, in node, ni, of
the DAG in Fig. 7.2, by pushing the by˜ics towards the constraint surface while ensuring
non-negativity.
For this, we first define X = bY c (with Y defined in Eq. (7.7)), so that each node
now has X − 1b log2 βi approximate LSBs. This expression arises out of Eq. (7.6), where
we apply the floor function only to a part of the solution, y˜i. Next we use Theorem 7.2
to obtain a parameter, K, denoting the number of nodes to which we add one more
approximate LSB while satisfying the error constraints, thus further increasing the
objective function in (7.4), while keeping the solution, feasible.
Theorem 7.2. If the nodes of a DAG are indexed in the increasing order of their β
values, such that each node, ni, has (X − 1b log2 βi) approximate LSBs, where X = bY c,
and Y is defined in Eq. (7.7), then the number of first K nodes to which one more
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approximate LSB can be added to satisfy the error constraint, m, is given by:
K =
⌊(
m+ a
T∑
i=1
βi − a2bXT
)/(
a2bX(2b − 1)
)⌋
(7.8)
where T is the total number of adder nodes, and K < T .
The proof of Theorem 7.2 is deferred to Appendix A.
This analysis till now holds true even if one or more of the yˆi values are negative.
However, since a negative yˆi does not have any physical meaning, we need to reassign
these values to zero, which in turn may violate the error constraint in (7.4). To address
this non-trivial issue we propose Algorithm 3 to obtain non-negative approximate LSBs
while satisfying the error budget, m.
Algorithm 3 first resets the negative yˆis to zero, and then, by decreasing the other
yˆis, computes the error to be compensated for. This compensation is performed by
reducing yˆi of the nodes corresponding to the highest βi value as much as possible,
before proceeding to the next with the second highest β value, and so on. Clearly, the
complexity of our algorithm is dominated by the sorting of nodes in term of their β
values, so that the overall complexity is O(T log T ).
Algorithm 3 Algorithm to ensure non-negativity of yˆi.
Input: yˆ1,· · · ,yˆT values with decreasing order of β values.
Input: Error constraint, m, of the optimization problem in (7.4).
Output: Updated non-negative yˆ1,· · · ,yˆT values.
1: Initialize C ← 0 //Need to compensate error by C
2: for each j from 1 to T do
3: if yˆj < 0 then
4: yˆj ← 0 //Setting negative yˆj to 0
5: end if
6: C ← C + a(2byˆj − 1)βj //Error from positive yˆjs
7: end for
8: if C −m < 0 then
9: exit //Resetting yˆj to 0 did not violate error
10: end if
11: Set C ← C −m //Compensate by C −m, ∵ C ≥ m
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12: for each i from 1 to T with decreasing order of βi do
13: if C ≤ a(2byˆi − 1)βi then
14: Find Z where (2byˆi − 1)− (2b(yˆi−Z) − 1) = Caβi
15: yˆi ← yˆi − dZe
16: exit
17: else
18: C ← C − a(2byˆi − 1)βi
19: yˆi ← 0
20: end if
21: end for
7.3 Experimental Setup and Results
We implement SABER in MATLAB R2015b on a 64-bit Ubuntu server with a 3GHz
Intel® Core™2 Duo CPU E8400 processor. We consider the appx5 approximate adder
which uses transistor-level approximation [1] for our analysis.
7.3.1 Optimization Results on an Example DAG
First we demonstrate the results of using SABER through an example structure, DAG10,
with ten nodes, as shown in Fig. 7.4. Each node, ni, can be represented by a 20-bit adder,
where the approximation is introduced by replacing yi LSB FAs with approximate FAs.
A dummy node has been added as explained in Sec. 7.1.2, to obtain the error sensitivity
(i.e., the β value) of the other nodes to the output. Each βi is obtained by finding the
number of paths from ni through a depth-first search of the DAG considering the edge
weights, and is depicted in Fig. 7.4.
We demonstrate our results for three error variance budgets, m = 1K, 10K, 100K,
corresponding to the allowable error variance at the output of the dummy node. For
comparison purposes, we consider the commonly-used uniform approximation case (e.g.,
in [1, 26]), when the number of approximate bits in each node is identical.
Using SABER, we compute the number of approximate LSBs in each of the ten
nodes, whose distributions among the nodes are depicted in Fig. 7.5 for the three error
variance budgets, m. Since the uniform approximation results in the same number of
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Figure 7.4: Structure of DAG10 with ten nodes.
approximate LSBs in each node, it is depicted by the stem plot, with a single stem of
height ten, the rest being zero, in the same figure. Due to the dependence of the number
of approximate LSBs in a node on its β value through Eq. (7.6), the distributions in
Fig. 7.5 are also determined by the distribution of β values. As m increases, more
approximation is possible, which is seen by the rightward horizontal shift in the bar
charts.
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Figure 7.5: Distribution of the number of approximate LSBs over the ten nodes of
DAG10.
The target, m, and the actual error variance, σ2t , arising out of the three approximate
configurations, are listed in the first two columns of Table. 7.2. The difference between
them arises due to the relaxation of the original problem in (7.4), and application of the
proposed heuristics to make our solution feasible. However, this difference is less than
8% for all three cases, indicating the effectiveness of our methodology. The total number
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Table 7.2: Total number of approximate FAs by SABER and the uniform approximation
case for different error budgets.
Target, m Achieved, σ2t Total approximate LSBs Power savings (%)
(×103) (×103) SABER Uniform SABER Uniform
1.00 0.98 19 LSBs 0 LSB 9.50 0.00
10.00 9.49 44 LSBs 10 LSBs 22.00 5.00
100.00 92.88 58 LSBs 20 LSBs 29.00 10.00
of approximate LSBs by SABER and the uniform approximation case, are listed in the
next two columns of Table. 7.2, indicating that SABER clearly outperforms the uniform
approximation for DAG10, from which power savings are calculated and listed in the last
two columns. The proportionality constant between the number of approximate FAs
and percentage power savings is 0.5%, as evident from the last four columns of the table,
since each adder node is 20-bit, and 10 such adder nodes in the DAG lead to a total of
1/200×100=0.5% approximate FAs for each approximate LSB within the DAG. Since we
use appx5 version of FA for approximation, the power savings for the entire DAG is also
scaled by the same factor (0.5%) as appx5 has negligible power consumption compared
to the exact FA [1]. Hence approximating k LSB FAs in the DAG leads to 0.5k% power
savings, which is accurate to a first order to indicate the advantage of using SABER
to maximize power savings over the uniform approximation, without performing logic
synthesis. The factor will be different for other versions of approximate FAs, and can
be precomputed by the logic synthesis of the corresponding FA.
7.3.2 Optimization Results on FIR Filters
We evaluate our algorithm on a real-world example, by checking the sound quality
of filtered signals from an approximate finite impulse response (FIR) filter. The re-
sults of filtering by approximate filters designed through SABER have been summa-
rized within a compressed folder and uploaded to http://conservancy.umn.edu/ha
ndle/11299/185544. The signals under study comprise of 150K samples of eight differ-
ent genres of audio clips [38] sampled at their prespecified frequency of 22.05KHz [82]
and mixed with a high frequency noise. We constrain the signal to noise ratio (SNR)
degradation between an exact filter and an approximate filter to be 50dB, to ensure
comfortable loudness and clarity.
102
Z-1 Z-1 Z-1 Z-1Z-1
Z-1 Z-1 Z-1 Z-1
...
...
+ + + ++
++++ ...+
x(n)
y(n)
c0 c1 c2 cN/2 -1cN/2 -2
* * * **
Order-N FIR
N adders
N/2  multipliers
Figure 7.6: An FIR filter with symmetric coefficients [4].
The normalized pass band and stop band frequencies1 of the FIR filter are 0.50
and 0.65, respectively, and the minimum order filter that MATLAB generated, had
order=33.
The filter coefficients have been scaled by 1024 to facilitate integer arithmetic. All
adders have word length of 20 bits, and the multiplications are implemented by array
multipliers with add and shift operations. Since the coefficients are symmetric in an
order-N FIR filter, we can reuse multipliers [4], resulting in only dN/2e multipliers and
N adders, as shown in Fig. 7.6. In our order-33 FIR filter, the first 16 coefficients could
be implemented simply by 30 adders (and shifters) based on their binary decomposition.
Additionally the filter requires 33 adders. Hence, the resulting DAG for the optimization
problem in (7.4) has T = 63 nodes.
To formulate the optimization problem, we need the error variance budget for each
audio clip. Since the different genres of music are differently sensitive to approximation
in the FIR filter, we select the respective error budgets from the tradeoff plot of SNR
degradation versus error variance for each clip as depicted in Fig. 7.7. We obtain this plot
by sweeping the error variance, m, to first obtain different configurations of approximate
filters using SABER. We then filter the noisy signal using each such filter and compute
the SNR degradation from the accurately filtered signal. Using this plot, we can select
the target error variance, m, for various target SNR degradation values, an example of
which is shown for 50dB by the line in Fig. 7.7. This plot can be generated very quickly
since SABER takes less than a second to generate one configuration of the approximate
filter.
1 The normalized pass (stop) band frequency is defined as twice the ratio of the actual pass (stop)
band frequency to the sampling frequency [70].
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Figure 7.7: Tradeoff plot of SNR degradation with error variance in the FIR filter used
to select the error budget.
For demonstration purposes, we select three values of m (m = 100K, 200K, 400K)
from Fig. 7.7, to obtain three different approximate filters. The number of approximate
LSBs in each node of the FIR filter for each m is then obtained by SABER, whose
distribution among the 63 adder nodes is depicted in Fig. 7.8. The stem plots depicting
the corresponding uniform approximation case are also provided in the same figures as
reference.
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The power requirement of the approximate filters as a fraction of that of the accurate
filter is listed in Table 7.3.
Table 7.3: Power dissipation of the approximate filters by SABER and uniform approx-
imation, for three values of error budget, m, compared to the accurate filter.
m = 100K m = 200K m = 400K
SABER 0.73× 0.70× 0.66×
Uniform approximation 0.95× 0.95× 0.90×
Improvement in power 30.14% 35.71% 36.36%
The second column denotes the values corresponding to the filter obtained by SABER
with m = 100K, and by uniform approximation in the first two rows, respectively. The
last row shows the percentage improvement of our method over the uniform approxima-
tion case for this m. Clearly, our algorithm not only achieves over 27% power savings
over the exact implementation, but also outperforms the uniform approximation case by
over 30%. These numbers increase as m is increased as seen from the last two columns
of the table. Obtaining the solution through SABER can thus lead to significant power
savings over the existing methodologies.
The resulting SNR degradation values for the eight audio clips while using the three
filters are summarized in Table 7.4. The audio clips are listed in the first row, and
the SNR degradation values for the error variance budgets, m = 100K, 200K, 400K, are
listed in the next three rows, respectively. The degradation values are around 50dB
Table 7.4: SNR degradation (in dB) between the accurately filtered signal and those
from the approximate filters constructed for different error budgets, m, using SABER.
Genre→ country rock hiphop pop disco blues metal reggae
m = 100K 58.24 56.57 54.28 54.12 53.55 52.77 51.17 50.47
m = 200K 55.62 53.93 51.69 51.53 50.90 50.16 48.58 47.87
m = 400K 53.03 51.39 49.12 49.00 48.37 47.65 46.03 45.34
in all three rows indicating that the user experience is not compromised in spite of
the approximations in the filter, and this fact can also be verified by directly playing
the audio clips from http://conservancy.umn.edu/handle/11299/185544. For each
clip, the site contains the noisy version, the exact filtered version, and filtered versions
corresponding to the three error variance budgets, m, respectively.
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7.4 Conclusion
We have proposed a bit-level optimization framework to design approximate circuits
under specified error budgets, built upon an analytical expression for the number of
approximate LSBs for each computational unit. The runtimes to obtain an approximate
configuration of a DAG are shown to be very small due to the closed form solution, and
outperforms the conventional approximation methods by over 30% in power savings.
Chapter 8
Thesis Conclusion
This thesis has developed novel techniques to manage circuit reliability by studying
both the unintentional and intentional errors introduced in circuit outputs in course of
its normal operation. Aging related issues are unavoidable in circuits, and hence, this
thesis proposes algorithms to estimate delay degradation in a circuit under BTI and
HCI aging, by using on-chip sensors, to tackle this unintentional reliability issue. An
aging model has been proposed that provides a continuous and differentiable equation
of the circuit delay, to facilitate the use of ROSC-based structures as surrogate aging
sensors. The calibration factors computed using this model to translate sensor aging to
that of the monitored circuit, can be stored in on-chip look-up tables, and easily read
out while testing the circuit for aging, without interrupting its regular operation.
For the issue of intentional unreliability in circuits for error-tolerant applications,
this thesis proposes algorithms for both error analysis of such circuits, and their design
to reduce system power. For error analysis, the proposed algorithms compute error
PMF in approximate circuits analytically, demonstrating how concepts from transform
calculus can be used to enhance the speed of computation, while ensuring Monte Carlo-
like accuracy. For approximate circuit design, this thesis proposes a novel algorithm for
selecting the number of approximate bits in a node within a DAG by solving an integer
non-linear optimization problem so that the total error variance of the approximate
circuit is constrained by a user-specified budget.
The algorithms pertaining to both intentional and unintentional reliability issues,
have been validated on standard benchmarks for the corresponding applications.
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Appendix A
Proof of Theorems
The proofs of the theorems outlined in this thesis are detailed here for enhanced read-
ability.
Proof of Theorem 3.1:
The functions, xi(t), and their envelope, xM (t) = maxi(xi(t)), are depicted in Fig. A.1(a).
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Figure A.1: (a) Maximum among the xi(t) functions, denoted by xM (t), (b) Smooth
upper-bounded estimate of xM (t), denoted by y(t).
Since for each xi(t), we have:
xi(tf ) = xi(t0) + θ
i
1∆f(tf ) + θ
i
2∆g(tf ),
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we obtain the relationship between each θi1 and θ
i
2 as:
θi2 =
∆xi(tf )− θi1∆f(tf )
∆g(tf )
(A.1)
where ∆xi(t) = xi(t)− xi(t0).
To ensure that y(t) as depicted in Fig. A.1(b) is a tight upper bound on xM (t), y(t)
should satisfy the following conditions:
y(t) = xM (t), t = t0, tf (A.2)
y(t) ≥ xi(t), ∀t ∈ [t0, tf ] (A.3)
Substituting t = tf in the definition of y(t) in Eq. (3.1), and using Eq. (A.2), we obtain:
y(tf ) = xM (tf ) = xM (t0) + θ
M
1 ∆f(tf ) + θ
M
2 ∆g(tf ) (A.4)
Hence, θM2 is computed as:
θM2 =
∆xM (tf )− θM1 ∆f(tf )
∆g(tf )
(A.5)
where ∆xM (t) = xM (t)− xM (t0). Using Eqs. (A.5) and (A.1), y(t) and each xi(t) can
be rewritten as:
y(t) = xM (t0) + θ
M
1 ∆f(t) +
(
∆xM (tf )− θM1 ∆f(tf )
∆g(tf )
)
∆g(t)
xi(t) = xi(t0) + θ
i
1∆f(t) +
(
∆xi(tf )− θi1∆f(tf )
∆g(tf )
)
∆g(t)
Hence, the error, δi(t) = y(t)− xi(t), is obtained as:
δi(t) = ∆xM,i(t0)
(
1− ∆g(t)
∆g(tf )
)
+ ∆xM,i(tf )
∆g(t)
∆g(tf )
+ (θM1 − θi1)∆f(tf )
(
∆f(t)
∆f(tf )
− ∆g(t)
∆g(tf )
)
(A.6)
where ∆xM,i(t) = xM (t) − xi(t). Analyzing each addend in Eq. (A.6) we make the
following conclusions:
• Since xM (t) = maxi(xi(t)), by definition, both ∆xM,i(t0) and ∆xM,i(tf ) are nonneg-
ative. Since ∆g(t) = tn2 − tn20 with n2 ∈ (0, 1), 0 ≤ ∆g(t)∆g(tf ) ≤ 1, ∀t ∈ [t0, tf ]. Hence,
the first two addends in Eq. (A.6) are positive.
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• For either form of f(t) = tn1 or a+ b log t, ∆f(tf ) ≥ 0, and by definition, θM1 ≥ θi1 in
the third addend.
• Finally, to analyze the last parenthetical expression in Eq. (A.6) for both f(t) = tn1
and a+ b log t, we represent it by e(t) for t ∈ [t0, tf ], i.e.,
e(t) =
(
∆f(t)
∆f(tf )
− ∆g(t)
∆g(tf )
)
(A.7)
Clearly, e(t0) = e(tf ) = 0, and e(t) is continuous, differentiable and real-valued in
[t0, tf ]. Hence, by Rolle’s Theorem, there exists at least one point, t = t1 ∈ (t0, tf )
for which e′(t1) = 0, where e′(t) is the derivative of e(t) with respect to t. The values
of t1 are obtained as:
t1 =

(
n1
n2
(
t
n2
f −t
n2
0
t
n1
f −t
n1
0
))1/(n2−n1)
, for f(t) = tn1(
t
n2
f −t
n2
0
n2 log(tf/t0)
)1/n2
, for f(t) = a+ b log t
There is exactly one solution for e′(t1) = 0 for a specific form of f(t), when n1, n2 ∈
(0, 1) and n2 > n1. To observe whether t1 corresponds to a local maximum or
minimum, we further obtain the second derivative of e(t) with respect to t, at t1, and
simplify it as:
e′′(t1) =

−n1(n2−n1)tn1−21
t
n1
f −t
n1
0
, for f(t) = tn1
−n2
t21 log(tf/t0)
, for f(t) = a+ b log t
Clearly, e′′(t1) < 0 for both forms of f(t), implying that t1 is a maximum, or e(t) is
maximum at a single t = t1 ∈ (t0, tf ). Hence, e(t) ≥ 0 in the entire interval, [t0, tf ].
Being sum of all positive numbers, δi(t) ≥ 0 in Eq. (A.6), ∀t ∈ [t0, tf ]. Hence, y(t) as
defined in Eq. (3.1), is indeed a smooth upper bound for the maximum of x1(t), · · · ,
xn(t). 2
Proof of Theorem 3.2:
We first compute the KB value of the UofM-based delay trajectory of C, or K
C
B , as the
maximum among the KB values of all near-critical paths. Let us denote this by K
pm
B
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for the path, X = pm, of C in Eq. (3.12). Next, we obtain the KB value of the ROSC
delay trajectory, which is simply the KB value of its single path, r, or K
r
B. Hence, using
Eq. (3.12), KCB and K
R
B are obtained as:
KCB = K
pm
B = KpmB FB(Vdd, T )∆f(t) (A.8)
KRB = K
r
B = KrBFB(Vdd, T )∆f(t) (A.9)
where ∆f(t) = f(t)− f(t0), and FB(.) is defined in Eq. (3.14). All terms related to Vdd
and T in KCB and K
R
B in Eqs. (A.8) and (A.9) are identical. Hence, for ξ
C
B =
KCB
KRB
, these
terms cancel out in the numerator and denominator, implying that the degradation
ratio, ξCB , is independent of Vdd and T .
For ξCH , we first obtain the KH value of the UofM-based delay trajectory of C, or
KCH using Theorem 3.1 as:
KCH =
DC(tf )−DC(t0)−KCB∆f(tf )
∆g(tf )
=
Dpf (tf )−Dp0(t0)−∆DpmB (tf )
∆g(tf )
(A.10)
where ∆g(t) = g(t) − g(t0), and DC(tf ) and DC(t0) are, respectively, the CUT delays
at times, tf and t0, when the paths, pf and p0, are critical in C. Hence, D
C(tf ) and
DC(t0) have been replaced by D
pf (tf ) and D
p0(t0), respectively, in the second line of
Eq. (A.10). Similarly, since KCB = K
pm
B from Eq. (A.8) and K
pm
B ∆f(t) = ∆D
pm
B (t) from
Eq. (3.12), KCB∆f(tf ) has been replaced by ∆D
pm
B (tf ) in Eq. (A.10). Next, we rewrite
Dpf (tf ) in Eq. (A.10) as:
Dpf (tf ) = D
pf (t0) + ∆D
pf
B (tf ) + ∆D
pf
H (tf ) (A.11)
where ∆DXB (t) and ∆D
X
H (t) are the delay shifts for any path, X, due to BTI and HCI,
respectively, defined in Eqs. (3.12) and (3.13). Hence, by substituting this Dpf (tf ) in
Eq. (A.10), we can simplify KCH as:
KCH =
∆Dpf ,p0(t0) + (∆D
pf
B (tf )−∆DpmB (tf )) + ∆D
pf
H (tf )
∆g(tf )
(A.12)
where ∆Dpf ,p0(t0) = D
pf (t0)−Dp0(t0). Next, we use the following simplifications:
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• (∆DpfB (tf )−∆DpmB (tf )) = ∆K
pf ,pm
B FB(Vdd, T )∆f(tf ) using Eq. (3.12), with ∆K
pf ,pm
B =
(KpfB −KpmB ),
• ∆DpfH (tf ) = K
pf
H FH(Vdd, T )∆g(tf ) from Eq. (3.13), with FH(.) defined in Eq. (3.15).
Now to compute ξCH , we need the KH value of the ROSC delay trajectory, which is
simply equal to KrH from Eq. (3.13), where K
r
H = KrHFH(Vdd, T ). Hence, using this
KrH , and K
C
H from Eq. (A.12), we rewrite ξ
C
H =
KCH
KrH
as:
ξCH =
∆Dpf ,p0(t0) + ∆Kpf ,pmB FB(Vdd, T )∆f(tf )
KrHFH(Vdd, T )∆g(tf )
+
KpfH
KrH
(A.13)
This is the expression of ξCH as mentioned in Theorem 3.2. 2
Proof of Theorem 4.1:
We present the proof by mathematical induction in terms of the number, N , of mea-
surement instants.
Let TM = {tm0 , tm1 , · · · , tmN−1 , tmN } be the set of N + 1 time instants in [t0, tf ],
where the first N represent the measurement instants, with tm0 = t0 and tmN = tf
denoting the beginning and end of lifetime of the CUT, C, respectively.
Base Case, N = 1:
Here, TM = {tm0 , tm1 = tf}, and the true delay measurement is available at a single
instant t = tm0 = t0. Under this condition, D
C
re(t) = D
C
UofM(t), which has been proven
in Sec. 3.1.1 to upper-bound the true circuit delay for t ∈ [t0, tf ].
Inductive Hypothesis, N = r:
When TM = {tm0 , tm1 , · · · , tmr−1 , tmr}, we assume that DCre(t), as defined in Eq. (4.1),
together with (4.2) or (4.3), provides an upper bound on the true delay for all r mea-
surement instants.
Inductive Step, N = r + 1:
Here TM = {tm0 , tm1 , · · · , tmr−1 , tmr , tmr+1}. Using the results of the inductive hypoth-
esis, DCre(t) forms an upper bound on true delay of the circuit for t ∈ [t0, tmr ]. At
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t = tmr , D
C
re(t) = D
C
a (t). Now for t ∈ [tmr , tmr+1 ], we consider each of the bounds in
Theorem 4.1.
(I) DC,Ire (t) = DCa (tmr) +K
px
B ∆fr(t) +K
px
H ∆gr(t)
Hence, DC,Ire (t) = DCa (tmr) + (D
px
pre(t) − Dpxpre(tmr)), where px is a near-critical path
of the CUT with maximum delay degradation from tmr to tmr+1 under the worst-case
workload characterized at the presilicon stage, among all near-critical paths. Since by
definition of Dpxpre(t), no other path under any real workload scenario undergoes as much
degradation as px, the circuit delay change cannot exceed that of px over the interval
t ∈ [tmr , tmr+1 ]. Hence, DCre(t) forms an upper bound on delay trajectory under any real
workload for t ∈ [tmr , tmr+1 ].
(II) DC,IIre (t) = DCa (tmr) +K
II
B ∆fr(t) +K
II
H ∆gr(t)
Now to ensure that DCre(t) is an upper-bounding curve between tmr and tmr+1 over
all paths pi ∈ SNC , we may simply apply Theorem 3.1, setting t0 = tmr , xM (tmj ) =
DCa (tmj ), and xM (tmj+1) = D
C
pre(tmj+1), and this yields the result. 2
Proof of Theorem 7.1:
We rewrite the optimization problem from (7.5) as:
max S = y1 +
T∑
i=2
yi (A.14)
s.t a(2by1 − 1)β1 +
T∑
i=2
a(2byi − 1)βi = m (A.15)
Hence, using Eq. (A.15), we obtain y1 as:
y1 =
1
b
log2 θ (A.16)
where θ = [m+ aβ1 − a
T∑
i=2
(2byi − 1)βi]/aβ1 (A.17)
We rewrite, S = 1b log2 θ +
∑T
i=2 yi, by substituting y1 from Eq. (A.16) in Eq. (A.14).
Since S has to be maximized, we set ∂S∂yi = 0, to obtain:
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2byi =
θβ1
βi
(A.18)
Substituting 2byi in Eq. (A.17) and simplifying, we obtain:
θβ1 =
(
m+ a
T∑
i=1
βi
)
(aT )−1 (A.19)
Finally, by substituting θβ1 in Eq. (A.18), we obtain the result. 2
Proof of Theorem 7.2
Comparing the impact of adding one more approximate LSB to two nodes, n1 and n2,
with β values, β1 and β2, respectively, where β1 < β2, we observe that n1 introduces
lower error in the DAG compared to n2. In other words, for the same increase in
approximation, the total error incorporated is lower if we start increasing the number
of approximate LSBs in the nodes in the order of their increasing β values. Hence,
we renumber the nodes in increasing order of the β values in Theorem 7.2, so that
yˆi = bX − 1b log2 βi + 1c for the first K nodes, while for the rest, yˆi = bX − 1b log2 βic,
i ∈ [1, T ]. The new error variance with the increased number of approximate LSBs
should satisfy the error constraint, m, in (7.5), such that,
K∑
i=1
(2b(X−
1
b
log2 βi+1) − 1)βi +
T∑
i=K+1
(2b(X−
1
b
log2 βi) − 1)βi = m
a
Simplifying
(
2b(X−
1
b
log2 βi) − 1
)
βi as 2
bX − βi, we obtain:
m
a
=
K∑
i=1
(2b(X+1) − βi) +
T∑
i=K+1
(2bX − βi) (A.20)
Expanding the right hand side of Eq. (A.20), we obtain:
m = a2bX(2b − 1)K − a
T∑
i=1
βi + a2
bXT (A.21)
Hence, K is obtained by simplifying the above equation. Additionally, K < T , since
starting with by˜ic, we can never increase all the by˜ics by one and remain in the feasible
region, because such an increment will lead to dy˜ie (d.e being the ceiling function), and
if it were in the feasible region, Theorem 7.1 would have chosen that solution over the
fractional solution, y˜i. 2
Appendix B
Miscellaneous Derivations
Derivations of various terms used in this thesis are detailed here for enhanced readability.
Derivation of E in Eq. (5.12):
In the expansion of Eq. (5.11), E is the magnitude of the exponent of z which corre-
sponds to the term with the most negative exponent of z. Let this term be called TE ,
where
TE =
 N∏
i=1
N−1∏
j=1
e
(ij)
M
 z−E (B.1)
where
E = M(21 + · · ·+ 2N−1) +M(22 + · · ·+ 2N ) + · · ·
+M(23 + · · ·+ 2N+1) + · · ·+M(2N + · · ·+ 22N−2) (B.2)
Simplifying, E is obtained as:
E = (2N−1 − 1)(2N − 1)M (B.3)
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Derivation of E in Eq. (6.15):
In the expansion of Eq. (6.14), E is the magnitude of the exponent of z which corresponds
to the term with the most negative exponent of z. Let this term be called TE , where
TE =
(
N−1∏
i=1
e
(i)
M z
−2i−1M
)
xN−1z
−2N−1
=
(
xN−1
N−1∏
i=1
e
(i)
M
)
z−M(2
0+21+···+2N−2)z−2
N−1
=
(
xN−1
N−1∏
i=1
e
(i)
M
)
z−E (B.4)
Hence, E is obtained by adding the exponents of z in TE , as:
E = M(2N−1 − 1) + 2N−1 (B.5)
Simplifying, we obtain, E = 2N−1(M + 1)−M .
Derivation of F in Eq. (6.30):
In the expansion of Eq. (6.29), F is the magnitude of the exponent of z which corre-
sponds to the term with the most negative exponent of z. Let this term be called TF ,
where
TF =
N−1∏
i=1
N−i−1∏
j=1
e
(ij)
M z
−2i+j−1M
(x(i(N−i))−1 z−2N−1)
=
N−1∏
i=1
N−i−1∏
j=1
e
(ij)
M x
(i(N−i))
−1
 z−F (B.6)
where
F = M(21 + · · ·+ 2N−2) +M(22 + · · ·+ 2N−2) + · · ·
+M(2N−3 + 2N−2) +M(2N−2) + (N − 1)2N−1 (B.7)
Simplifying, F is obtained as:
F = 2N−1(MN − 3M +N − 1) + 2M (B.8)
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Derivation of PMF of At∆B and Bt∆A in Eq. (6.39):
As evident from Eqs. (6.33) and (6.34), the inputs (input errors) range from −E to
E (−F to F ). However, since by definition, the Mellin transform is only applicable
on positive random variables, the domains of At, Bt, ∆A, and ∆B must be split into
positive and non-positive parts, and treated separately. Hence, we rewrite the PMFs in
Eqs. (6.33) and (6.34) as:
fAt(n) =
−1∑
−E
pAk δ(n− k) +
E∑
1
pAk δ(n− k) + pA0 δ(n)
= fAneg(n) + fApos(n) + fA(0) (B.9)
fBt(n) =
−1∑
−E
pBk δ(n− k) +
E∑
1
pBk δ(n− k) + pB0 δ(n)
= fBneg(n) + fBpos(n) + fB(0) (B.10)
f∆A(n) =
−1∑
−F
p∆Ak δ(n− k) +
F∑
1
p∆Ak δ(n− k) + p∆A0 δ(n)
= f∆Aneg(n) + f∆Apos(n) + f∆A(0) (B.11)
f∆B(n) =
−1∑
−F
p∆Bk δ(n− k) +
F∑
1
p∆Bk δ(n− k) + p∆B0 δ(n)
= f∆Bneg(n) + f∆Bpos(n) + f∆B(0) (B.12)
where pXk represents the probability of the variable, X, to be k, X ∈ {At, Bt,∆A,∆B}.
The new variables, Xneg or Xpos, correspond to the negative and positive parts of X,
and will be used to obtain the PMFs of At∆B (and Bt∆A).
To simplify our notations, let us define a new variable, C1 =At∆B, whose PMF,
fC1(n), comprises the following four functions, each representing the probability of C1
to be n based on the positivity or negativity of At and ∆B.
â fC1,At≥0,∆B≥0(n) is the probability of C1 to be n when both At and ∆B are positive.
â fC1,At≥0,∆B<0(n) is the probability of C1 to be n when At (∆B) is positive (nega-
tive).
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â fC1,At<0,∆B≥0(n) is the probability of C1 to be n when At (∆B) is negative (posi-
tive).
â fC1,At<0,∆B<0(n) is the probability of C1 to be n when both At and ∆B are neg-
ative.
If each of the above functions can be represented by the impulse train as shown in
Figs. 6.9(a)–(d), for example, then fC1(n) is simply the summation of them, as depicted
in Fig. 6.9(e), and hence, given by:
fC1(n) = fC1,At≥0,∆B≥0(n) + fC1,At≥0,∆B<0(n) + fC1,At<0,∆B≥0(n) + fC1,At<0,∆B<0(n)
(B.13)
We had separated the negative and positive parts of At and ∆B in Eqs. (B.9) and
(B.12), to define new random variables, Xneg and Xpos where X = {At,∆B}, and since
the Mellin transform can only be applied when the random variables are positive, we
inverse the domain of the PMFs when either of the multiplicands, At or ∆B, is negative.
We also consider the cases differently when either of them is zero. Hence, we perform
the following replacements to the terms in Eq. (B.13):
fC1,At≥0,∆B≥0(n) = fC1,At=Apos,∆B=∆Bpos(n) + fC1,At=0,∆B=∆Bpos(n) + fC1,At=∆Apos,∆B=0(n)
(B.14)
fC1,At≥0,∆B<0(n) = I(fC1,At=Apos,∆B=−∆Bneg(n) + fC1,At=0,∆B=−∆Bneg(n)) (B.15)
fC1,At<0,∆B≥0(n) = I(fC1,At=−Aneg ,∆B=∆Bpos(n) + fC1,At=−Aneg ,∆B=0(n)) (B.16)
fC1,At<0,∆B<0(n) = fC1,At=−Aneg ,∆B=−∆Bneg(n) (B.17)
where I(.) represents the operation of taking the mirror image of the enclosed function
about the n = 0 axis in Fig. 6.9. We can use the Mellin transform to rewrite Eqs. (B.14)
to (B.17) as:
fC1,At≥0,∆B≥0(n) =M−1
(M[fApos(n); s]M[f∆Bpos(n); s])+ψ1 (B.18)
fC1,At≥0,∆B<0(n) = I
(M−1(M[fApos(n); s]M[f−∆Bneg(n); s])+ψ2) (B.19)
fC1,At<0,∆B≥0(n) = I
(M−1(M[f−Aneg(n); s]M[f∆Bpos(n); s])+ψ3) (B.20)
fC1,At<0,∆B<0(n) =M−1
(M[f−Aneg(n); s]M[f−∆Bneg(n); s]) (B.21)
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whereM−1(.) denotes the inverse Mellin transform, and ψi, i = 1 · · · 3, covers the cases
when At and ∆B are zeros in Eqs. (B.14) to (B.16). Detailed solutions of Eqs. (B.18)
to (B.21) using Eqs. (B.9) and (B.12), are provided below:
fC1,At≥0,∆B≥0(n): The two terms in Eq. (B.18) can be written as,
M−1(M[fApos(n); s]M[f∆Bpos(n); s])
=M−1
(
(
E∑
k=1
pAk k
s−1)(
F∑
k=1
p∆Bk k
s−1)
)
=M−1
(
(
EF∑
k=1
cppk k
s−1)
)
=
EF∑
k=1
cppk δ(n− k) (B.22)
and ψ1 = c
pp
0 δ(n) (B.23)
where cppk can be computed as:
cppk =
pA0
∑F
k=0 p
∆B
k + p
∆B
0
∑E
k=0 p
A
k − pA0 p∆B0 , k = 0∑
i factor of k p
A
i p
∆B
k/i , otherwise
Thus fC1,At≥0,∆B≥0(n) from Eq. (B.14) is obtained as:
fC1,At≥0,∆B≥0(n) =
EF∑
k=0
cppk δ(n− k) (B.24)
fC1,At≥0,∆B<0(n): The two terms inside I(.) in Eq. (B.19) can be written as,
M−1 (M[fApos(n); s]M[f−∆Bneg(n); s])
=M−1
(
(
E∑
k=1
pAk k
s−1)(
F∑
k=1
p∆B−k k
s−1)
)
=M−1
(
(
EF∑
k=1
cpnk k
s−1)
)
=
EF∑
k=1
cpnk δ(n− k) (B.25)
and ψ2 = c
pn
0 δ(n) (B.26)
where cpnk can be computed as:
cpnk =
pA0
∑F
k=1 p
∆B
−k , k = 0∑
i factor of k p
A
i p
∆B
−k/i, otherwise
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Thus fC1,At≥0,∆B<0(n) from Eq. (B.15) is obtained as:
fC1,At≥0,∆B<0(n)=I
(
EF∑
k=0
cpnk δ(n− k)
)
=
EF∑
k=0
cpnk δ(n+ k) (B.27)
fC1,At<0,∆B≥0(n): The two terms inside I(.) in Eq. (B.20) can be written as,
M−1 (M[f−Aneg(n); s]M[f∆Bpos(n); s])
=M−1
(
(
E∑
k=1
pA−kk
s−1)(
F∑
k=1
p∆Bk k
s−1)
)
=M−1
(
(
EF∑
k=1
cnpk k
s−1)
)
=
EF∑
k=1
cnpk δ(n− k) (B.28)
and ψ3 = c
np
0 δ(n) (B.29)
where cnpk can be computed as:
cpnk =
p∆B0
∑E
k=1 p
A
−k, k = 0∑
i factor of k p
A
−ip
∆B
k/i , otherwise
Thus fC1,At<0,∆B≥0(n) from Eq. (B.16) is obtained as:
fC1,At<0,∆B≥0(n)=I
(
EF∑
k=0
cnpk δ(n− k)
)
=
EF∑
k=0
cnpk δ(n+ k) (B.30)
fC1,At<0,∆B<0(n): Eq. (B.21) can be written as,
M−1 (M[f−Aneg(n); s]M[f−∆Bneg(n); s])
=M−1
(
(
E∑
k=1
pA−kk
s−1)(
F∑
k=1
p∆B−k k
s−1)
)
=M−1
(
(
EF∑
k=1
cnnk k
s−1)
)
=
EF∑
k=1
cnnk δ(n− k) (B.31)
where cnnk can be computed as:
cnnk =
∑
i factor of k
pA−ip
∆B
−k/i
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Since At and ∆B are strictly negative in this case, probability of C1 to be zero is zero,
and fC1,At<0,∆B<0(n) from Eq. (B.16) is obtained as:
fC1,At<0,∆B<0(n) =
EF∑
k=1
cnnk δ(n+ k) (B.32)
The impulse trains in Eqs. (B.24) to (B.32) are schematically depicted in Figs. 6.9(a)–
(d), and can be simply added to obtain fC1(n) = fAt∆B(n) as shown in Fig. 6.9(e).
Finally, by exchanging At and ∆B with Bt and ∆A, respectively, in the above dis-
cussion, and using the definitions of Xneg and Xpos, X ∈ {Bt,∆A} from Eqs. (B.10)
and (B.11), respectively, we can obtain the PMF, fBt∆A(n), of Bt∆A too.
